- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25566 > 9FG430AGILFT (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | 9FG430AGILFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 封裝： | 4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-28 |
| 文件頁數(shù)： | 3/18頁 |
| 文件大小： | 205K |
| 代理商： | 9FG430AGILFT |
IDT Four Output Differential Frequency Generator for PCIe Gen3 and QPI
1681C—08/26/10
9FG430
Four Output Differential Frequency Generator for PCIe Gen3 and QPI
11
General SMBus serial interface information for the 9FG430
How to Write:
Controller (host) sends a start bit.
Controller (host) sends the write address DC
(H)
IDT clock will acknowledge
Controller (host) sends the begining byte location = N
IDT clock will acknowledge
Controller (host) sends the data byte count = X
IDT clock will acknowledge
Controller (host) starts sending Byte N through
Byte N + X -1
(see Note 2)
IDT clock will acknowledge each byte one at a time
Controller (host) sends a Stop bit
How to Read:
Controller (host) will send start bit.
Controller (host) sends the write address DC
(H)
IDT clock will acknowledge
Controller (host) sends the begining byte
location = N
IDT clock will acknowledge
Controller (host) will send a separate start bit.
Controller (host) sends the read address DD
(H)
IDT clock will acknowledge
IDT clock will send the data byte count = X
IDT clock sends Byte N + X -1
IDT clock sends Byte 0 through byte X (if X
(H)
was written to byte 8).
Controller (host) will need to acknowledge each byte
Controllor (host) will send a not acknowledge bit
Controller (host) will send a stop bit
IDT (Sla ve /Re ce ive r)
T
W R
ACK
P
stoP bit
X
B
y
te
Index Block Write Operation
S lave Address DC(H)
B eginning Byte = N
W Rite
starT bit
Controlle r (Host)
Byte N + X - 1
Data Byte Count = X
B eginning Byte N
T
starT bit
W R
W Rite
RT
Repeat starT
RD
ReaD
Beginning B yte N
Byte N + X - 1
N
Not acknowledge
P
stoP bit
S lave Address DD(H)
Index Block Read Operation
S lave Address DC(H)
B eginning Byte = N
ACK
Data Byte Count = X
ACK
IDT (Sla ve /Re ce ive r)
Controlle r (Host)
X
B
y
te
ACK
相關PDF資料 |
PDF描述 |
|---|---|
| 9FG430AGLF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 9FG430AFILF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 9FG430AGLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 9FG430AGILF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 9FG830AGLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 9FG430AGLF | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 PCIE SYNTHESIZER - GEN3, 4 OUTPUT RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 9FG430AGLFT | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 PCIE SYNTHESIZER - GEN3, 4 OUTPUT RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 9FG431AFILF | 功能描述:時鐘合成器/抖動清除器 PCIE SYNTHESIZER - GEN3, 4 OUTPUT RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9FG431AFILFT | 功能描述:時鐘合成器/抖動清除器 PCIE SYNTHESIZER - GEN3, 4 OUTPUT RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9FG431AFLF | 功能描述:時鐘合成器/抖動清除器 PCIE SYNTHESIZER - GEN3, 4 OUTPUT RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。