A1 46 0A T i m i n g C har a c t e r i st i c s (continued) (W or s t - C as e M i " />
參數(shù)資料
型號(hào): A1020B-2PLG84I
廠商: Microsemi SoC
文件頁(yè)數(shù): 37/98頁(yè)
文件大?。?/td> 0K
描述: IC FPGA 2K GATES 84-PLCC IND
標(biāo)準(zhǔn)包裝: 16
系列: ACT™ 1
LAB/CLB數(shù): 547
輸入/輸出數(shù): 69
門(mén)數(shù): 2000
電源電壓: 4.5 V ~ 5.5 V
安裝類(lèi)型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 84-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 84-PLCC(29.31x29.31)
42
A1 46 0A T i m i n g C har a c t e r i st i c s (continued)
(W or s t - C as e M i l i t a r y Cond i t i o n s , V CC = 4.5 V, TJ = 1 25°C)
‘–1’ Speed
‘Std’ Speed
Parameter
Description
Min.
Max.
Min.
Max.
Units
CMOS Output Module Timing1
tDHS
Data to Pad, High Slew
9.2
10.8
ns
tDLS
Data to Pad, Low Slew
17.3
20.3
ns
tENZHS
Enable to Pad, Z to H/L, High Slew
7.7
9.1
ns
tENZLS
Enable to Pad, Z to H/L, Low Slew
13.1
15.5
ns
tENHSZ
Enable to Pad, H/L to Z, High Slew
10.9
12.8
ns
tENLSZ
Enable to Pad, H/L to Z, Low Slew
10.9
12.8
ns
tCKHS
IOCLK Pad to Pad H/L, High Slew
14.1
16.0
ns
tCKLS
IOCLK Pad to Pad H/L, Low Slew
20.2
22.4
ns
dTLHHS
Delta Low to High, High Slew
0.06
0.07
ns/pF
dTLHLS
Delta Low to High, Low Slew
0.11
0.13
ns/pF
dTHLHS
Delta High to Low, High Slew
0.04
0.05
ns/pF
dTHLLS
Delta High to Low, Low Slew
0.05
0.06
ns/pF
Dedicated (Hard-Wired) I/O Clock Network
tIOCKH
Input Low to High
(Pad to I/O Module Input)
3.5
4.1
ns
tIOPWH
Minimum Pulse Width High
4.8
5.7
ns
tIOPWL
Minimum Pulse Width Low
4.8
5.7
ns
tIOSAPW
Minimum Asynchronous Pulse Width
3.9
4.4
ns
tIOCKSW
Maximum Skew
0.9
1.0
ns
tIOP
Minimum Period
9.9
11.6
ns
fIOMAX
Maximum Frequency
100
85
MHz
Dedicated (Hard-Wired) Array Clock Network
tHCKH
Input Low to High
(Pad to S-Module Input)
5.5
6.4
ns
tHCKL
Input High to Low
(Pad to S-Module Input)
5.5
6.4
ns
tHPWH
Minimum Pulse Width High
4.8
5.7
ns
tHPWL
Minimum Pulse Width Low
4.8
5.7
ns
tHCKSW
Maximum Skew
0.9
1.0
ns
tHP
Minimum Period
9.9
11.6
ns
fHMAX
Maximum Frequency
100
85
MHz
Notes:
1.
Delays based on 35 pF loading.
2.
SSO information can be found in the Simultaneously Switching Output Limits for Actel FPGAs application note at
http://www.actel.com/appnotes.
相關(guān)PDF資料
PDF描述
24VL025T/OT IC EEPROM 2KBIT 400KHZ SOT23-6
A1020B-2PL84I IC FPGA 2K GATES 84-PLCC IND
AX250-2FG256I IC FPGA AXCELERATOR 250K 256FBGA
CAT25320YI-GT3 IC EEPROM SER 32KB 10MHZ 8TSSOP
AX250-2FGG256I IC FPGA AXCELERATOR 250K 256FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1020B-2PQ100C 功能描述:IC FPGA 2K GATES 100-PQFP COM RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:ACT™ 1 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門(mén)數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A1020B-2PQ100I 功能描述:IC FPGA 2K GATES 100-PQFP IND RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:ACT™ 1 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門(mén)數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A1020B-2PQ84B 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:ACT 1 Series FPGAs
A1020B-2PQ84C 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:ACT 1 Series FPGAs
A1020B-2PQ84I 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:ACT 1 Series FPGAs