參數(shù)資料
型號: A3P1000-PQG208
廠商: Microsemi SoC
文件頁數(shù): 13/27頁
文件大?。?/td> 0K
描述: IC FPGA 300I/O 208PQFP
標準包裝: 24
系列: ProASIC3
RAM 位總計: 147456
輸入/輸出數(shù): 154
門數(shù): 1000000
電源電壓: 1.425 V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 208-BFQFP
供應商設備封裝: 208-PQFP(28x28)
其它名稱: 1100-1020
21
www.microsemi.com/soc
FPGA Design
FlashPro4, ULINK, J-LINK
Hardware Interfaces
MSS Configuration – Analog Configuration
MSS Configurator*
Design Entry and IP Libraries
Simulation and Synthesis
Compile and Layout
Timing and Power Analysis
Hardware Debug
Embedded Design
Software IDE
(SoftConsole, Keil, IAR)
Drivers and Sample Projects
Application Development
Build Project
Simulation
Software Debug
Microsemi
Design
Environment
Design Environment for Microsemi Flash Devices
* MSS configurator is specific to the SmartFusion design flow.
Microsemi’s Libero Integrated Design Environment (IDE) is a comprehensive
software toolset for designing with all Microsemi FPGAs. Libero IDE includes
industry-leading synthesis, simulation and debug tools from Synopsys
and Mentor Graphics, as well as innovative timing and power optimization
and analysis.
Microsemi’s SmartDesign tool simplifies the use of Microsemi IP in user
designs as well as offering a simple way to build on-chip processors with
custom peripherals. Most Microsemi IP cores are now included by default
in Libero IDE as either obfuscated or RTL versions, depending on the
license selected.
For embedded designers, Microsemi offers FREE SoftConsole Eclipse-based
IDE for use with ARM Cortex-M1, Cortex-M3 and Core8051s, as well as
evaluation versions from Keil and IAR Systems. Full versions are available
from respective suppliers.
For SmartFusion cSoCs, the MSS configurator creates a bridge between
the FPGA fabric and embedded designs, so device configuration can be
easily shared among multiple developers. The MSS configurator allows
the designer to choose peripherals, assign configuration settings and
change I/O attributes. Most importantly, the memory map is automatically
generated according to the user’s selections, along with all the required
firmware for the selected configuration. The memory map and firmware are
imported into the software project, whether it is GNU, Keil or IAR.
FPGA Design Support
Embedded Design Support
Platform Support
Libero IDE Licenses
Gold(FREE)
Platinum
Platinum Evaluation
Standalone
Device Support
All families
Up to 1,500,000 gates
All devices
Microsemi IP
Obfuscated
RTL
Obfuscated
RTL
Synthesis
Synplify Pro AE
x
Simulation
ModelSim AE
x
Debug
Identify AE
x
Microsemi Debug
x
Program File
x
Microsemi
Keil
IARSystems
SoftConsole
Keil MDK
EmbeddedWorkbench
FreeVersionsfromMicrosemi
Free with Libero IDE
32 K Code Limited
AvailablefromVendor
N/A
Full version
Compiler
GNU GCC
RealView C/C++
IAR ARM Compiler
Debugger
GDB Debug
Vision Debugger
C-SPY Debugger
Instruction Set Simulator
No
Vision Simulator
Yes
DebugHardware
FlashPro4
ULink2 or ULINK-ME
J-Link or J-Link Lite
Tool
Libero IDE
SoftConsole
Keil
IAR
FlashPro
WindowsXPProfessional
Now
WindowsVistaBusiness
andWindows7
Now
RedHatLinuxWS5.0,5.2
Now
N/A
相關PDF資料
PDF描述
EEM25DSXI CONN EDGECARD 50POS DIP .156 SLD
REC3-2405SRWZ/H2/C CONV DC/DC 3W 9-36VIN 05VOUT
VI-2N4-CY-S CONVERTER MOD DC/DC 48V 50W
TAP156K035CRW CAP TANT 15UF 35V 10% RADIAL
A42MX09-VQG100 IC FPGA 104I/O 100VQFP
相關代理商/技術參數(shù)
參數(shù)描述
A3P1000-PQG208I 功能描述:IC FPGA 1KB FLASH 1M 208-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)
A3P1000-PQG208M 制造商:Microsemi Corporation 功能描述:FPGA ProASIC?3 Family 1M Gates 130nm Technology 1.5V 208-Pin PQFP 制造商:Microsemi Corporation 功能描述:FPGA PROASIC3 FAMILY 1M GATES 130NM (CMOS) TECHNOLOGY 1.5V 2 - Trays
A3P1000-VQ144 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3 Flash Family FPGAs
A3P1000-VQ144ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3 Flash Family FPGAs
A3P1000-VQ144I 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3 Flash Family FPGAs