2-16 Revision 13 Overview of I/O Performance Summary of I/O DC Input and Output Levels – Default I/O" />
參數(shù)資料
型號: A3PE600-1PQ208
廠商: Microsemi SoC
文件頁數(shù): 87/162頁
文件大?。?/td> 0K
描述: IC FPGA 600000 GATES 208-PQFP
標準包裝: 24
系列: ProASIC3E
RAM 位總計: 110592
輸入/輸出數(shù): 147
門數(shù): 600000
電源電壓: 1.425 V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 208-BFQFP
供應商設(shè)備封裝: 208-PQFP(28x28)
ProASIC3E DC and Switching Characteristics
2-16
Revision 13
Overview of I/O Performance
Summary of I/O DC Input and Output Levels – Default I/O Software
Settings
Table 2-13 Summary of Maximum and Minimum DC Input and Output Levels
Applicable to Commercial and Industrial Conditions
I/O Standard
Drive
Strength
Equivalent
Software
Default
Drive
Strength
Option1
Slew
Rate
VIL
VIH
VOL
VOH
IOL3 IOH3
Min.
V
Max.
V
Min.
V
Max.
V
Max.
V
Min.
VmA mA
3.3V LVTTL/
3.3 V
LVCMOS
12 mA
High –0.3
0.8
2
3.6
0.4
2.4
12
3.3 V
LVCMOS
Wide Range
100 A
12 mA
High –0.3
0.8
2
3.6
0.2
VCCI – 0.2 0.1 0.1
2.5 V
LVCMOS
12 mA
High –0.3
0.7
1.7
3.6
0.7
1.7
12
1.8 V
LVCMOS
12 mA
High –0.3 0.35 * VCCI 0.65 * VCCI 3.6
0.45
VCCI – 0.45 12
12
1.5 V
LVCMOS
12 mA
High –0.3 0.30 * VCCI 0.7 * VCCI
3.6 0.25 * VCCI 0.75 * VCCI 12
12
3.3 V PCI
Per PCI Specification
3.3 V PCI-X
Per PCI-X Specification
3.3 V GTL
20 mA2
High –0.3 VREF – 0.05 VREF + 0.05 3.6
0.4
20
2.5 V GTL
20 mA2
High –0.3 VREF – 0.05 VREF + 0.05 3.6
0.4
20
3.3 V GTL+
35 mA
High –0.3 VREF – 0.1 VREF + 0.1 3.6
0.6
35
2.5 V GTL+
33 mA
High –0.3 VREF – 0.1 VREF + 0.1 3.6
0.6
33
HSTL (I)
8 mA
High –0.3 VREF – 0.1 VREF + 0.1 3.6
0.4
VCCI – 0.4
8
HSTL (II)
15 mA2
High –0.3 VREF – 0.1 VREF + 0.1 3.6
0.4
VCCI – 0.4
15
SSTL2 (I)
15 mA
High –0.3 VREF – 0.2 VREF + 0.2 3.6
0.54
VCCI – 0.62 15
15
SSTL2 (II)
18 mA
High –0.3 VREF – 0.2 VREF + 0.2 3.6
0.35
VCCI – 0.43 18
18
SSTL3 (I)
14 mA
High –0.3 VREF – 0.2 VREF + 0.2 3.6
0.7
VCCI – 1.1
14
SSTL3 (II)
21 mA
High –0.3 VREF – 0.2 VREF + 0.2 3.6
0.5
VCCI – 0.9
21
Notes:
1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 A. Drive
strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. Output drive strength is below JEDEC specification.
3. Currents are measured at 85°C junction temperature.
4. Output Slew Rates can be extracted from IBIS Models, located at
相關(guān)PDF資料
PDF描述
EP4CE30F23I7N IC CYCLONE IV FPGA 30K 484FBGA
EP4CE30F23C6N IC CYCLONE IV FPGA 30K 484FBGA
GCB70DHBR CONN EDGECARD 140PS R/A .050 SLD
ACM40DRMI-S288 CONN EDGECARD EXTEND 80POS 0.156
AMM22DTKI CONN EDGECARD 44POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A3PE600-1PQ208I 功能描述:IC FPGA 600000 GATES 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3E 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設(shè)備封裝:484-FPBGA(27X27)
A3PE600-1PQ896 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
A3PE600-1PQ896ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
A3PE600-1PQ896I 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
A3PE600-1PQ896PP 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs