參數(shù)資料
型號: A42MX02-FVQ100I
廠商: Electronic Theatre Controls, Inc.
英文描述: 40MX and 42MX FPGA Families
中文描述: 40MX和42MX FPGA系列
文件頁數(shù): 20/123頁
文件大小: 854K
代理商: A42MX02-FVQ100I
40MX and 42MX FPGA Families
1-14
v6.0
5.0V Operating Conditions
Table 6
Absolute Maximum Ratings for 40MX Devices*
Symbol
Parameter
Limits
Units
V
CC
DC Supply Voltage
–0.5 to +7.0
V
V
I
Input Voltage
–0.5 to V
CC
+0.5
V
V
O
Output Voltage
–0.5 to V
CC
+0.5
V
t
STG
Storage Temperature
–65 to +150
°C
Note:
*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to
absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the
Recommended Operating Conditions.
Table 7
Absolute Maximum Ratings for 42MX Devices*
Symbol
Parameter
Limits
Units
V
CCI
DC Supply Voltage for I/Os
–0.5 to +7.0
V
V
CCA
DC Supply Voltage for Array
–0.5 to +7.0
V
V
I
Input Voltage
–0.5 to V
CCI
+0.5
V
V
O
Output Voltage
–0.5 to V
CCI
+0.5
V
t
STG
Storage Temperature
–65 to +150
°C
Note:
*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to
absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the
Recommended Operating Conditions.
Table 8
Recommended Operating Conditions
Parameter
Commercial
Industrial
Military
Units
Temperature Range*
0 to +70
-40 to +85
–55 to +125
°C
V
CC
(40MX)
4.75 to 5.25
4.5 to 5.5
4.5 to 5.5
V
V
CCA
(42MX)
4.75 to 5.25
4.5 to 5.5
4.5 to 5.5
V
V
CCI
(42MX)
4.75 to 5.25
4.5 to 5.5
4.5 to 5.5
V
Note:
*Ambient temperature (T
A
) is used for commercial and industrial grades; case temperature (T
C
) is used for military grades.
相關PDF資料
PDF描述
A42MX02-FVQ100M 40MX and 42MX FPGA Families
A42MX36-2CQ100I Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and Preset 14-PDIP -40 to 85
A42MX36-2CQ100M Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and Preset 14-PDIP -40 to 85
A42MX36-2PL100 Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and Preset 14-SO -40 to 85
A42MX36-2PL100A Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and Preset 14-SO -40 to 85
相關代理商/技術參數(shù)
參數(shù)描述
A42MX02-FVQ100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX04-1BG100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX04-1BG100A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX04-1BG100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX04-1BG100ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families