參數(shù)資料
型號: A42MX16-PQ100I
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現(xiàn)場可編程門陣列(FPGA)
文件頁數(shù): 57/116頁
文件大小: 3110K
代理商: A42MX16-PQ100I
v5.0
57
40MX and 42MX FPGA Families
A42MX16 Timing Characteristics (Nominal 3.3V Operation)
(continued)
(Worst-Case Commercial Conditions, V
CC
= 3.0V, T
J
= 70
°
C)
‘–
3
Speed
‘–
2
Speed
‘–
1
Speed
Std
Speed
‘–
F
Speed
Parameter Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Units
TTL Output Module Timing
1
t
DLH
Data-to-Pad HIGH
3.5
3.9
4.4
5.2
7.3
ns
t
DHL
Data-to-Pad LOW
4.1
4.6
5.2
6.1
8.6
ns
t
ENZH
Enable Pad Z to HIGH
3.8
4.2
4.8
5.6
7.8
ns
t
ENZL
Enable Pad Z to LOW
4.2
4.6
5.3
6.2
8.7
ns
t
ENHZ
Enable Pad HIGH to Z
7.6
8.4
9.5
11.2
15.7
ns
t
ENLZ
Enable Pad LOW to Z
7.0
7.8
8.8
10.4
14.5
ns
t
GLH
G-to-Pad HIGH
4.8
5.3
6.0
7.2
10.0
ns
t
GHL
G-to-Pad LOW
4.8
5.3
6.0
7.2
10.0
ns
t
LCO
I/O Latch Clock-to-Out (Pad-to-Pad),
64 Clock Loading
8.0
8.9
10.1
11.9
16.7
ns
t
ACO
Array Clock-to-Out (Pad-to-Pad),
64 Clock Loading
11.3
12.5
14.2
16.7
23.3
ns
d
TLH2
d
THL2
CMOS Output Module Timing
1
Capacitive Loading, LOW to HIGH
0.04
0.04
0.05
0.06
0.08
ns/pF
Capacitive Loading, HIGH to LOW
0.05
0.05
0.06
0.07
0.10
ns/pF
t
DLH
Data-to-Pad HIGH
4.5
5.0
5.6
6.6
9.3
ns
t
DHL
Data-to-Pad LOW
3.4
3.8
4.3
5.1
7.1
ns
t
ENZH
Enable Pad Z to HIGH
3.8
4.2
4.8
5.6
7.8
ns
t
ENZL
Enable Pad Z to LOW
4.2
4.6
5.3
6.2
8.7
ns
t
ENHZ
Enable Pad HIGH to Z
7.6
8.4
9.5
11.2
15.7
ns
t
ENLZ
Enable Pad LOW to Z
7.0
7.8
8.8
10.4
14.5
ns
t
GLH
G-to-Pad HIGH
7.1
7.9
8.9
10.5
14.7
ns
t
GHL
G-to-Pad LOW
7.1
7.9
8.9
10.5
14.7
ns
t
LCO
I/O Latch Clock-to-Out (Pad-to-Pad),
64 Clock Loading
8.0
8.9
10.1
11.9
16.7
ns
t
ACO
Array Clock-to-Out (Pad-to-Pad),
64 Clock Loading
11.3
12.5
14.2
16.7
23.3
ns
d
TLH2
d
THL2
Notes:
1.
2.
Capacitive Loading, LOW to HIGH
0.04
0.04
0.05
0.06
0.08
ns/pF
Capacitive Loading, HIGH to LOW
0.05
0.05
0.06
0.07
0.10
ns/pF
Delays based on 35 pF loading.
Slew rates measured from 10% to 90% V
CCI
.
相關(guān)PDF資料
PDF描述
A42MX16-PQ100M Field Programmable Gate Array (FPGA)
A42MX16-PQ160 Field Programmable Gate Array (FPGA)
A42MX16-PQ160I Field Programmable Gate Array (FPGA)
A42MX16-PQ160M Field Programmable Gate Array (FPGA)
A42MX16-PQ208 Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-PQ100M 制造商:Microsemi Corporation 功能描述:FPGA 42MX Family 24K Gates 608 Cells 103MHz/172MHz 0.45um Technology 3.3V/5V 100-Pin PQFP 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 103MHZ/172MHZ 0.45UM 3.3V/5V 100PQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 24K 100-PQFP
A42MX16-PQ160 功能描述:IC FPGA MX SGL CHIP 24K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A42MX16-PQ160A 功能描述:IC FPGA MX SGL CHIP 24K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A42MX16-PQ160I 制造商:Microsemi Corporation 功能描述:FPGA 42MX Family 24K Gates 608 Cells 103MHz/172MHz 0.45um Technology 3.3V/5V 160-Pin PQFP 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 103MHZ/172MHZ IND 0.45UM 3.3V/5V 16 - Trays 制造商:Microsemi Corporation 功能描述:24K GATES 608 CELLS 103MHZ/172MHZ 0.45UM
A42MX16-PQ160M 制造商:Microsemi Corporation 功能描述:FPGA 42MX Family 24K Gates 608 Cells 103MHz/172MHz 0.45um Technology 3.3V/5V 160-Pin PQFP 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 103MHZ/172MHZ 0.45UM 3.3V/5V 160PQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 125 I/O 160PQFP 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 24K 160-PQFP