參數(shù)資料
型號: A42MX16-PQ100I
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現(xiàn)場可編程門陣列(FPGA)
文件頁數(shù): 69/116頁
文件大?。?/td> 3110K
代理商: A42MX16-PQ100I
v5.0
69
40MX and 42MX FPGA Families
A42MX36 Timing Characteristics (Nominal 3.3V Operation)
(continued)
(Worst-Case Commercial Conditions, V
CC
= 3.0V, T
J
= 70
°
C)
Logic Module Timing
‘–
3
Speed
‘–
2
Speed
‘–
1
Speed
Std
Speed
‘–
F
Speed
Parameter Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Units
Synchronous SRAM Operations
t
RC
Read Cycle Time
9.5
10.5
11.9
14.0
19.6
ns
t
WC
Write Cycle Time
9.5
10.5
11.9
14.0
19.6
ns
t
RCKHL
Clock HIGH/LOW Time
4.8
5.3
6.0
7.0
9.8
ns
t
RCO
Data Valid After Clock HIGH/LOW
4.8
5.3
6.0
7.0
9.8
ns
t
ADSU
Address/Data Set-Up Time
2.3
2.5
2.8
3.4
4.8
ns
t
ADH
Address/Data Hold Time
0.0
0.0
0.0
0.0
0.0
ns
t
RENSU
Read Enable Set-Up
0.9
1.0
1.1
1.3
1.8
ns
t
RENH
Read Enable Hold
4.8
5.3
6.0
7.0
9.8
ns
t
WENSU
Write Enable Set-Up
3.8
4.2
4.8
5.6
7.8
ns
t
WENH
Write Enable Hold
0.0
0.0
0.0
0.0
0.0
ns
t
BENS
Block Enable Set-Up
3.9
4.3
4.9
5.7
8.0
ns
t
BENH
Block Enable Hold
0.0
0.0
0.0
0.0
0.0
ns
Asynchronous SRAM Operations
t
RPD
Asynchronous Access Time
11.3
12.6
14.3
16.8
23.5
ns
t
RDADV
Read Address Valid
12.3
13.7
15.5
18.2
25.5
ns
t
ADSU
Address/Data Set-Up Time
2.3
2.5
2.8
3.4
4.8
ns
t
ADH
Address/Data Hold Time
0.0
0.0
0.0
0.0
0.0
ns
t
RENSUA
Read Enable Set-Up to Address Valid
0.9
1.0
1.1
1.3
1.8
ns
t
RENHA
Read Enable Hold
4.8
5.3
6.0
7.0
9.8
ns
t
WENSU
Write Enable Set-Up
3.8
4.2
4.8
5.6
7.8
ns
t
WENH
Write Enable Hold
0.0
0.0
0.0
0.0
0.0
ns
t
DOH
Data Out Hold Time
1.8
2.0
2.1
2.5
3.5
ns
相關(guān)PDF資料
PDF描述
A42MX16-PQ100M Field Programmable Gate Array (FPGA)
A42MX16-PQ160 Field Programmable Gate Array (FPGA)
A42MX16-PQ160I Field Programmable Gate Array (FPGA)
A42MX16-PQ160M Field Programmable Gate Array (FPGA)
A42MX16-PQ208 Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-PQ100M 制造商:Microsemi Corporation 功能描述:FPGA 42MX Family 24K Gates 608 Cells 103MHz/172MHz 0.45um Technology 3.3V/5V 100-Pin PQFP 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 103MHZ/172MHZ 0.45UM 3.3V/5V 100PQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 24K 100-PQFP
A42MX16-PQ160 功能描述:IC FPGA MX SGL CHIP 24K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A42MX16-PQ160A 功能描述:IC FPGA MX SGL CHIP 24K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A42MX16-PQ160I 制造商:Microsemi Corporation 功能描述:FPGA 42MX Family 24K Gates 608 Cells 103MHz/172MHz 0.45um Technology 3.3V/5V 160-Pin PQFP 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 103MHZ/172MHZ IND 0.45UM 3.3V/5V 16 - Trays 制造商:Microsemi Corporation 功能描述:24K GATES 608 CELLS 103MHZ/172MHZ 0.45UM
A42MX16-PQ160M 制造商:Microsemi Corporation 功能描述:FPGA 42MX Family 24K Gates 608 Cells 103MHz/172MHz 0.45um Technology 3.3V/5V 160-Pin PQFP 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 103MHZ/172MHZ 0.45UM 3.3V/5V 160PQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 125 I/O 160PQFP 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 24K 160-PQFP