- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298744 > A42MX24-2TQ100 (Electronic Theatre Controls, Inc.) 40MX and 42MX FPGA Families PDF資料下載
參數(shù)資料
| 型號(hào)： | A42MX24-2TQ100 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 40MX and 42MX FPGA Families |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁數(shù)： | 51/93頁 |
| 文件大小： | 854K |
| 代理商： | A42MX24-2TQ100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當(dāng)前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
55
Data Device Corporation
www.ddc-web.com
BU-6474X/6484X/6486X
J-07/05-0
SLEEPIN (I)
UPADDREN
(I)
For 64K RAM versions with internal transceivers, this signal is always configured as SLEEPIN.
This signal is used to control the transceiver sleep (power-down) circuitry. For these
versions of Mark3 if SLEEPIN is connected to logic "0", the transceivers are fully pow-
ered and operate normally. If SLEEPIN is connected to logic "1", the transceivers are in
sleep mode (dormant, low-power mode) of operation and are NOT operational.
For 4K RAM versions, this signal is always configured as UPADDREN.
This signal is used to control the function of the upper 4 address inputs (A15-A12). For
these versions of Mark3 if UPADDREN is connected to logic "1", then these four signals
operate as address lines A15-A12. If UPADDREN is connected to logic "0", then A15
and A14 function as CLK_SEL_1 and CLK_SEL_0 respectively; A13 MUST be con-
nected to +3.3V-LOGIC; and A12 functions as RTBOOT.
For 64K RAM transceiverless versions, this signal is always a No Connect (NC).
14
INT (O)
Interrupt Request output.
If the LEVEL/PULSE interrupt bit (bit 3) of Configuration Register #2 is logic "0", a neg-
ative pulse of approximately 500ns in width is output on INT to signal an interrupt
request.
If LEVEL/PULSE is high, a low level interrupt request output will be asserted on INT.
The level interrupt will be cleared (high) after either: (1) The processor writes a value of
logic "1" to INTERRUPT RESET, bit 2 of the Start/Reset Register; or (2) If bit 4 of
Configuration Register #2, INTERRUPT STATUS AUTO-CLEAR is logic "1" then it will
only be necessary to read the Interrupt Status Register (#1 and/or #2) that is request-
ing an interrupt enabled by the corresponding Interrupt Mask Register. However, for the
case where both Interrupt Status Register #1 and Interrupt Status Register #2 have bits
set reflecting interrupt events, it will be necessary to read both interrupt status registers
in order to clear INT.
63
CLOCK_IN (I)
20 MHz, 16 MHz, 12 MHz, or 10 MHz clock input.
26
TX_INH_A (I)
Transmitter inhibit inputs for Channel A and Channel B, MIL-STD-1553 transmitters.
For normal operation, these inputs should be connected to logic "0". To force a shut-
down of Channel A and/or Channel B, a value of logic "1" should be applied to the
respective TX_INH input.
65
TX_INH_B (I)
67
Master Clear. Negative true Reset input, normally asserted low following power turn-on.
MSTCLR(I)
25
Time Tag Clock. External clock that may be used to increment the Time Tag Register. This
option is selected by setting Bits 7, 8 and 9 of Configuration Register # 2 to Logic "1".
TAG_CLK (I)
23
INCMD (O) /
MCRST (O)
In-command or Mode Code Reset.
The function of this pin is controlled by bit 0 of Configuration Register #7, MODE CODE
RESET/INCMD SELECT.
If this register bit is logic "0" (default), INCMD will be active on this pin. For BC, RT, or
Selective Message Monitor modes, INCMD is asserted low whenever a message is
being processed by the Mark3. In Word Monitor mode, INCMD will be asserted low for
as long as the monitor is online.
For RT mode, if MODE CODE RESET/INCMD SELECT is programmed to logic "1",
MCRST will be active. In this case, MCRST will be asserted low for two clock cycles fol-
lowing receipt of a Reset remote terminal mode command.
In BC or Monitor modes, if MODE CODE RESET/INCMD SELECT is logic "1", this sig-
nal is inoperative; i.e., in this case, it will always output a value of logic "1".
32
TABLE 55. MISCELLANEOUS
SIGNAL NAME
DESCRIPTION
BU-6474XF/GX
BU-6484XF/GX
BU-64863F/GX
PIN
4K RAM
(BU-6474XF/GX
BU-6484XF/GX)
NC
64K RAM
(BU-64863F/G0)
64K RAM
(BU-64863F/G8
BU-64863F/G9)
FLAT PACK AND GULL WING PACKAGES - SIGNAL DESCRIPTIONS BY FUNCTIONAL GROUPS (CONT.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX24-2TQ100A | 40MX and 42MX FPGA Families |
| A42MX24-2TQ100B | 40MX and 42MX FPGA Families |
| A42MX24-2VQ100 | 40MX and 42MX FPGA Families |
| A42MX24-2VQ100A | 40MX and 42MX FPGA Families |
| A42MX24-2VQ100B | 40MX and 42MX FPGA Families |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX24-2TQ176 | 功能描述:IC FPGA MX SGL CHIP 36K 176-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
| A42MX24-2TQ176I | 功能描述:IC FPGA MX SGL CHIP 36K 176-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
| A42MX24-2TQG176 | 功能描述:IC FPGA MX SGL CHIP 36K 176-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
| A42MX24-2TQG176I | 功能描述:IC FPGA MX SGL CHIP 36K 176-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
| A42MX24-3PL84 | 功能描述:IC FPGA MX SGL CHIP 36K 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。