參數(shù)資料
型號: A42MX24-3PQ100B
廠商: Electronic Theatre Controls, Inc.
英文描述: 40MX and 42MX FPGA Families
中文描述: 40MX和42MX FPGA系列
文件頁數(shù): 44/93頁
文件大?。?/td> 854K
代理商: A42MX24-3PQ100B
49
Data Device Corporation
www.ddc-web.com
BU-6474X/6484X/6486X
J-07/05-0
FLAT PACK AND GULL WING PACKAGES - SIGNAL DESCRIPTIONS BY FUNCTIONAL GROUPS
+ 3.3V_Xcvr
-
+ 3.3V_Logic
10, 30, 51, 69
Gnd_Xcvr
-
Gnd_Logic
22, 79, 31, 50, 70
TABLE 48. POWER AND GROUND
SIGNAL NAME
BU-64743F/G0
BU-64843F/G0
BU-64863F/G0
PIN
-
22, 79
31, 50, 70
BU-64745F/G3/4
BU-64845F/G3/4
PIN
BU-64743F/G3/4
BU-64843F/G3/4
BU-64863F/G3/4
PIN
+ 3.3 Volt Transceiver Power
+ 5.0V_Xcvr
-
30, 51, 69
22, 79
31, 50, 70
10
+ 5.0 Volt Transceiver Power
+3.3 Volt Logic Power
+ 5.0V_Logic
-
30, 51, 69
10
30, 51, 69
22, 79
31, 50, 70
BU-64743F/G8/9
BU-64843F/G8/9
BU-64863F/G8/9
PIN
-
+5.0 Volt Logic Power
Transceiver Ground
Logic Ground
DESCRIPTION
TXDATA_A (O)
3
TXDATA_A (O)
5
RXDATA_A (I)
8
RXDATA_A
(I, not enabled)*
4
TABLE 50. INTERFACE TO EXTERNAL TRANSCEIVER (BU-64XX3F/G0 TRANSCEIVERLESS VERSION)
SIGNAL NAME
BU-64743F/G0
BU-64843F/G0
BU-64863F/G0
PIN
Digital Manchester biphase transmit outputs, A bus
Digital Manchester biphase receive inputs, A bus
TXINH_A_OUT (O)
11
TXDATA_B (O)
15
TXDATA_B (O)
17
RXDATA_B (I)
21
Digital output to inhibit external transmitter, A bus
Digital Manchester biphase transmit outputs, B bus
Digital Manchester biphase receive inputs, B bus
RXDATA_B
(I, not enabled)*
16
TXINH_B_OUT (O)
9
Digital output to inhibit external transmitter, B bus
UPADDREN / NC
14
4K versions: UPADDREN / 64K versions: NC
For 4K RAM versions, this signal is always configured as UPADDREN.
This signal is used to control the function of the upper 4 address inputs (A15-A12). For these versions of
Mark3 if UPADDREN is connected to logic "1", then these four signals operate as address lines A15-A12.
If UPADDREN is connected to logic "0", then A15 and A14 function as CLK_SEL_1 and CLK_SEL_0
respectively; A13 MUST be connected to +3.3V-LOGIC; and A12 functions as RTBOOT.
DESCRIPTION
TX/RX-A (I/O)
3
Analog Transmit/Receive Input/Outputs. Connect directly to 1553 isolation transformers.
TX/RX-A (I/O)
5
TX/RX-B (I/O)
15
TX/RX-B (I/O)
17
TABLE 49. 1553 ISOLATION TRANSFORMER (BU-64XXXF/G3/4/8/9 VERSIONS)
SIGNAL NAME
DESCRIPTION
BU-6474XF/G3/4/8/9
BU-6484XF/G3/4/8/9
BU-64863F/G3/4/8/9
PIN
*NOTE: Standard transceiverless parts have their receiver inputs internally strapped for single-ended operation. The RXDATAx pins are
connected to inputs that are not enabled. Contact the factory for a non-standard part that enables differential receive inputs.
NOTE: Logic ground and transceiver ground are not tied together inside the package.
相關(guān)PDF資料
PDF描述
A42MX24-3BG100 40MX and 42MX FPGA Families
A42MX24-3PL100 40MX and 42MX FPGA Families
A42MX24-3PL100A 40MX and 42MX FPGA Families
A42MX24-3PQ100A 40MX and 42MX FPGA Families
A42MX24-3VQ100 40MX and 42MX FPGA Families
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX24-3PQ160 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A42MX24-3PQ160I 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A42MX24-3PQ208 功能描述:IC FPGA MX SGL CHIP 36K 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A42MX24-3PQ208I 功能描述:IC FPGA MX SGL CHIP 36K 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A42MX24-3PQ208IPM79 制造商:Microsemi Corporation 功能描述:FPGA 36K GATES 912 CELLS 0.45UM 3.3V/5V 208PQFP - Trays