- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄294789 > A42MX36-CQ208A FPGA, 54000 GATES, CQFP208 PDF資料下載
參數(shù)資料
| 型號： | A42MX36-CQ208A |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 54000 GATES, CQFP208 |
| 封裝： | CERAMIC, QFP-208 |
| 文件頁數(shù)： | 2/76頁 |
| 文件大?。?/td> | 429K |
| 代理商： | A42MX36-CQ208A |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
MX Automotive Family FPGAs
1- 4
v2 .0
MultiPlex I/O Modules
Automotive-grade 42MX devices offer MultiPlex I/Os,
which support both 3.3V and 5.0V operations.
The MultiPlex I/O modules provide a flexible interface
between the device pins and the logic array. Figure 1-6 is
a block diagram of the 42MX I/O module. A variety of
user functions, determined by a library macro selection,
can be implemented in the module. (Refer to the Macro
Library Guide for more information.) All 42MX I/O
modules contain tri-state buffers, with input and output
latches that can be configured for input, output, or bi-
directional
operation.
Each
output
buffer
has
a
dedicated output enable control. The I/O module can be
used to latch input or output data, or both, providing a
fast set-up time. In addition, the Actel Designer Series
software tools can build a D-type flip-flop using a C-
module to register input and output signals.
Actel’s Designer Series development tools provide a
design library of I/O macro functions that can implement
all I/O configurations supported by the automotive-
grade MX FPGAs.
Routing Structure
The MX architecture uses vertical and horizontal routing
tracks to interconnect the various logic and I/O modules.
These routing tracks are metal interconnects that may be
either of continuous length or broken into pieces called
segments.
Varying
segment
lengths
allows
the
interconnect of over 90% of design tracks to occur with
only two antifuse connections. Segments can be joined
together at the ends using antifuses to increase their
lengths up to the full length of the track. All
interconnects can be accomplished with a maximum of
four antifuses.
Horizontal Routing
Horizontal channels are located between the rows of
modules and are composed of several routing tracks. The
horizontal routing tracks within the channel are divided
into one or more segments. The minimum horizontal
segment length is the width of a module pair, and the
maximum horizontal segment length is the full length of
the channel. Any segment that spans more than one-
third at the row length is considered a long horizontal
segment. A typical channel is shown in Figure 1-7. Non-
dedicated horizontal routing tracks are used to route
signal nets; dedicated routing tracks are used for global
clock networks and for power and ground tie-off
tracks.
Vertical Routing
Another set of routing tracks run vertically through the
module. There are three types of vertical tracks: input,
output, and long, which are also divided into one or
more segments. Each segment in an input track is
dedicated to the input of a particular module; each
segment in an output track is dedicated to the output of
a particular module. Long segments are uncommitted
and can be assigned during routing. Each output
segment spans four channels (two above and two
below), except near the top and bottom of the array,
where edge effects occur. Long vertical tracks contain
either one or two segments. An example of vertical
routing tracks and segments is shown in Figure 1-7.
Note: *Can be Configured as a Latch or D Flip-Flop (Using C-
Module)
Figure 1-6 42MX I/O Module
Figure 1-7 Routing Structure
G/CLK*
QD
OE
PAD
From Array
To Array
G/CLK*
QD
Vertical Routing Tracks
Antifuses
Logic
Segmented
Horizontal
Routing
Tracks
Modules
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX36-CQ256A | FPGA, 54000 GATES, CQFP256 |
| A42MX36-1RQ208I | FPGA, 2438 CLBS, 36000 GATES, 91 MHz, PQFP208 |
| A42MX36-1RQ208 | FPGA, 2438 CLBS, 36000 GATES, 91 MHz, PQFP208 |
| A42MX36-1RQG208I | FPGA, 2438 CLBS, 36000 GATES, 91 MHz, PQFP208 |
| A42MX36-1RQG208 | FPGA, 2438 CLBS, 36000 GATES, 91 MHz, PQFP208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX36-CQ208B | 功能描述:IC FPGA MX SGL CHIP 54K 208-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP，帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP（75x75） |
| A42MX36-CQ208M | 制造商:Microsemi Corporation 功能描述:FPGA 54K GATES 1184 CELLS 79MHZ/131MHZ 0.45UM 3.3V/5V 208CQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 176 I/O 208CQFP 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 54K 208-CQFP |
| A42MX36-CQ256 | 功能描述:IC FPGA MX SGL CHIP 54K 256-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP，帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP（75x75） |
| A42MX36-CQ256B | 功能描述:IC FPGA MX SGL CHIP 54K 256-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP，帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP（75x75） |
| A42MX36-CQ256M | 制造商:Microsemi Corporation 功能描述:FPGA 54K GATES 1184 CELLS 79MHZ/131MHZ 0.45UM 3.3V/5V 256CQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 202 I/O 256CQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。