參數(shù)資料
型號(hào): A54SX32A-1CQG208C
元件分類: FPGA
英文描述: FPGA, 2880 CLBS, 32000 GATES, 241 MHz, CQFP208
封裝: CERAMIC, QFP-208
文件頁(yè)數(shù): 15/40頁(yè)
文件大小: 738K
代理商: A54SX32A-1CQG208C
22
A5 4S X32 A Ti mi n g Ch ar ac t e r i s t i c s
(W or s t - C as e M i l i t a r y Cond i t i o n s , V CCA = 2.3 V, VCCI = 3.0 V, TJ = 1 25°C)
‘–1’ Speed
‘Std’ Speed
Parameter
Description
Min.
Max.
Min.
Max.
Units
C-Cell Propagation Delays1
tPD
Internal Array Module
1.3
1.4
ns
Predicted Routing Delays2
tDC
FO=1 Routing Delay, Direct Connect
0.1
ns
tFC
FO=1 Routing Delay, Fast Connect
0.2
ns
tRD1
FO=1 Routing Delay
0.5
0.6
ns
tRD2
FO=2 Routing Delay
0.7
0.8
ns
tRD3
FO=3 Routing Delay
0.9
1.0
ns
tRD4
FO=4 Routing Delay
1.2
1.3
ns
tRD8
FO=8 Routing Delay
2.0
2.4
ns
tRD12
FO=12 Routing Delay
2.9
3.5
ns
R-Cell Timing
tRCO
Sequential Clock-to-Q
1.2
1.4
ns
tCLR
Asynchronous Clear-to-Q
0.9
1.0
ns
tPRESET
Asynchronous Preset-to-Q
1.0
1.3
ns
tSUD
Flip-Flop Data Input Setup
0.7
0.8
ns
tHD
Flip-Flop Data Input Hold
0.0
ns
tWASYN
Asynchronous Pulse Width
1.6
1.9
ns
tRECASYN
Asynchronous Recovery
0.4
0.5
ns
tHASYN
Asynchronous Hold Time
0.4
0.5
ns
Input Module Propagation Delays
tINYH
Input Data Pad-to-Y HIGH
0.9
1.0
ns
tINYL
Input Data Pad-to-Y LOW
1.4
1.6
ns
Input Module Predicted Routing Delays2
tIRD1
FO=1 Routing Delay
0.5
0.6
ns
tIRD2
FO=2 Routing Delay
0.7
0.8
ns
tIRD3
FO=3 Routing Delay
0.9
1.0
ns
tIRD4
FO=4 Routing Delay
1.2
1.3
ns
tIRD8
FO=8 Routing Delay
2.0
2.4
ns
tIRD12
FO=12 Routing Delay
2.9
3.5
ns
Notes:
1.
For dual-module macros, use tPD + tRD1 + tPDn , tRCO + tRD1 + tPDn or tPD1 + tRD1 + tSUD , whichever is appropriate.
2.
Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is
based on actual routing delay measurements performed on the device prior to shipment.
相關(guān)PDF資料
PDF描述
A54SX32A-1CQG256C FPGA, 2880 CLBS, 32000 GATES, 241 MHz, CQFP256
A54SX32A-CQ208C FPGA, 2880 CLBS, 32000 GATES, 206 MHz, CQFP208
A54SX32A-CQ256C FPGA, 2880 CLBS, 32000 GATES, 206 MHz, CQFP256
A54SX32A-CQG208C FPGA, 2880 CLBS, 32000 GATES, 206 MHz, CQFP208
A54SX32A-CQG256C FPGA, 2880 CLBS, 32000 GATES, 206 MHz, CQFP256
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX32A-1FG144 功能描述:IC FPGA SX 48K GATES 144-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A54SX32A-1FG144I 功能描述:IC FPGA SX 48K GATES 144-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A54SX32A-1FG144M 制造商:Microsemi Corporation 功能描述:FPGA SX-A 32K GATES 1800 CELLS 278MHZ 0.25UM/0.22UM 2.5V 144 - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 111 I/O 144FBGA
A54SX32A-1FG256 功能描述:IC FPGA SX 48K GATES 256-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A54SX32A-1FG256I 功能描述:IC FPGA SX 48K GATES 256-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)