- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10524 > AD1556ASZ (Analog Devices Inc)IC ADC PGA 24BIT LN 44MQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD1556ASZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/24頁 |
| 文件大小： | 0K |
| 描述： | IC ADC PGA 24BIT LN 44MQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 256k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 8.5mW |
| 電壓電源： | 雙電源 |
| 工作溫度： | -55°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-QFP |
| 供應(yīng)商設(shè)備封裝： | 44-MQFP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個(gè)差分，雙極 |
REV. B
AD1555/AD1556
–20–
RESET Operation
The RESET pin initializes the AD1556 in a known state.
RESET is active on the next CLKIN rising edge after the
RESET input is brought high as shown in Figure 4. The reset
value of each bit of the configuration and the status registers are
indicated in Table V and Table VIII. The filter memories are
not cleared by the reset. Filter convolutions begin on the next
CLKIN rising edge after the RESET input is returned low. A
RESET operation is done on power-up, independent of the
RESET pin state.
In multiple ADCs applications where absolute synchroniza-
tion—even below the noise floor—is required, RESETD, which
resets the decimator, can be tied to RESET to ensure this
synchronization.
Power-Down Operation
The PWRDN pin puts the AD1556 in a power-down state.
PWRDN is active on the next CLKIN rising edge after the
PWRDN input is brought high. While in this state, MCLK is
held at a fixed level and the AD1555 is therefore powered
down too. The serial interface remains active allowing read and
write operations of the AD1556. The configuration and status
registers maintain their content during the power-down state.
SYNC Operation
SYNC is used to create a relationship between the analog input
signal and the output samples of the AD1556. The SYNC event
does two things:
It synchronizes the AD1555 clock, MCLK, to the AD1556
clock, CLKIN, as shown in Figure 3.
It clears the filter and then initiates the filter convolution.
Exactly one sampling rate delay later, the DRDY pin goes
high. A SYNC event occurs on the next CLKIN rising edge
after the SYNC input is brought high as shown in Figure 3.
The DRDY output goes high on the next falling edge of
CLKIN. SYNC may be applied once or kept high, or applied
synchronously at the output word rate, all with the same effect.
Configuring and Interfacing the AD1556
The AD1556 configuration can be loaded either by hardware
(H/
S pin high) or via the serial interface of the AD1556 (H/S
pin low). To operate with the AD1556, the CLKIN clock must be
kept running at the nominal frequency of 1.024 MHz. Table V
gives the description of each bit of the configuration register and
Table VI defines the selection of the filter bandwidth. When the
software mode is selected (H/
S pin low), the configuration register
is loaded using the pins DIN, SCLK,
CS, and R/W. In this mode,
when RESET is active, the configuration register mimics the selec-
tion of the hardware pins. The AD1556 and the AD1555 can be
put in power-down by software.
The DRDYBUF bit controls the operating mode of the DRDY
output pin. When the DRDYBUF bit is low, the DRDY is a con-
ventional CMOS push-pull output buffer as shown in Figure 11.
When the DRDYBUF bit is high, the DRDY output pin is an
open drain PMOS pull-up as shown in Figure 11. Many DRDY
pins may be connected with an external pull-down resistor in a
wired OR to minimize the interconnection between the AD1556s
and the microprocessor in multichannel applications. The DRDY
pin is protected against bit contention.
By connecting DRDY to RSEL directly, and applying 48 SCLK
cycles, both data and status can be read sequentially, data
register first.
Table VI. Filter Bandwidth Selection
BW2
BW1
BW0
Output Rate (ms)
00
0
4
00
1
2
01
0
1
01
1
1/2
10
0
1/4
10
1
1/8
11
0
1/16
11
1Reserved
Table V. Configuration Register Data Bits
Bit
Number
Name
Description
RESET State
DB15 (MSB)
X
DB14
X
DB13
X
DB12
X
DB11
PWRDN
Power-Down Mode
PWRDN
DB10
CSEL
Select TDATA Input
CSEL
DB9
X
DB8
BW2
Filter Bandwidth Selection
BW2
DB7
BW1
Filter Bandwidth Selection
BW1
DB6
BW0
Filter Bandwidth Selection
BW0
DB5
DRDYBUF
DRDY Output Mode
0 (Push-Pull)
DB4
CB4
PGA Input Select
PGA4
DB3
CB3
PGA Input Select
PGA3
DB2
CB2
PGA Gain Select
PGA2
DB1
CB1
PGA Gain Select
PGA1
DB0 (LSB)
CB0
PGA Gain Select
PGA0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SSM2377ACBZ-R7 | IC AUDIO AMP 2.5W MONO D 9WLCSP |
| AD574AJPZ | IC ADC 12BIT W/REF/CLK 28-PLCC |
| VE-2T1-IW-F4 | CONVERTER MOD DC/DC 12V 100W |
| VE-2T1-IW-F3 | CONVERTER MOD DC/DC 12V 100W |
| VE-244-IW-F4 | CONVERTER MOD DC/DC 48V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1556ASZRL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 256ksps 24-bit Parallel/Serial 44-Pin MQFP T/R |
| AD-155A | 功能描述:線性和開關(guān)式電源 51.55W 13.8V/10.5A 13.3V/0.5A RoHS:否 制造商:TDK-Lambda 產(chǎn)品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓（通道 1）:20 V 輸出電流（通道 1）:40 A 商用/醫(yī)用: 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風(fēng)格:Rack 長度: 寬度: 高度: |
| AD-155B | 功能描述:線性和開關(guān)式電源 27.6V/5A 27.1V/0.5A 151.55W W/UPS Func. RoHS:否 制造商:TDK-Lambda 產(chǎn)品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓（通道 1）:20 V 輸出電流（通道 1）:40 A 商用/醫(yī)用: 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風(fēng)格:Rack 長度: 寬度: 高度: |
| AD-155C | 功能描述:線性和開關(guān)式電源 156.5W 54V 2.7A W/CHARGER RoHS:否 制造商:TDK-Lambda 產(chǎn)品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓（通道 1）:20 V 輸出電流（通道 1）:40 A 商用/醫(yī)用: 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風(fēng)格:Rack 長度: 寬度: 高度: |
| AD-1560-ACDMAPP-GAS-NOZL | 功能描述:AD-1560-ACDMAPP-GAS-NOZL 制造商:te connectivity raychem cable protection 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。