- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10524 > AD1556ASZ (Analog Devices Inc)IC ADC PGA 24BIT LN 44MQFP PDF資料下載
參數(shù)資料
| 型號： | AD1556ASZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC PGA 24BIT LN 44MQFP |
| 標準包裝： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 256k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 8.5mW |
| 電壓電源： | 雙電源 |
| 工作溫度： | -55°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-QFP |
| 供應商設(shè)備封裝： | 44-MQFP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個差分，雙極 |
REV. B
AD1555/AD1556
–10–
AD1555 PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic
Description
1
AGND1
Analog Ground
2
PGAOUT
Programmable Gain Amplifier Output. The output of the on-chip programmable gain amplifier is
available at this pin. Refer to Table III for PGA gain settings selection.
3, 26
+VA
Positive Analog Supply Voltage. +5 V nominal.
4, 20, 21
–VA
Negative Analog Supply Voltage. –5 V nominal.
5
AIN(+)
Mux Input. Noninverting signal to the PGA mux input. Refer to Table III for input selection.
6
AIN(–)
Mux Input. Inverting signal to the PGA mux input. Refer to Table III for input selection.
7
TIN(+)
Mux Input. Noninverting test signal to the PGA mux input. Refer to Table III for input selection.
8
TIN(–)
Mux Input. Inverting test signal to the PGA mux input. Refer to Table III for input selection.
9NCPin for Factory Use Only. This pin must be kept not connected for normal operation.
10–14
CB0–CB4
Modulator Control. These input pins control the mux selection, the PGA gain settings, and the
standby modes of the AD1555. When used with the AD1556, these pins are generally directly tied
to the CB0–CB4 output pins of the AD1556. CB0–CB2 are generally used to set the PGA gain or
cause it to enter in the PGA standby mode (refer to Table III). CB3 and CB4 select the mux input
voltage applied to the PGA as described in Table III.
15
MFLG
Modulator Error. Digital output that is pulsed high if an overrange condition occurs in the modulator.
16
DGND
Digital Ground
17
MDATA
Modulator Output. The bitstream generated by the modulator is output in a return-to-zero data
format. The data is valid for approximately one-half a MCLK cycle. Refer to Figure 3.
18
MCLK
Clock Input. The clock input signal, nominally 256 kHz, provides the necessary clock for the
Σ-
modulator. When this input is static, AD1555 is in the power-down mode.
19
VL
Positive Digital Supply Voltage. 5 V Nominal.
22
AGND3
Analog Ground. Used as the ground reference for the REFIN pin.
23
REFCAP1
DAC Reference Filter. The reference input is internally divided and available at this pin to provide
the reference for the
-
modulator. Connect an external 22
F (5 V min) tantalum capacitor from
REFCAP1 to AGND3 to filter the external reference noise.
24
REFCAP2
Reference Filter. The reference input is internally divided and available at this pin.
25
REFIN
Reference Input. This input accepts a 3 V level that is internally divided to provide the reference for
the
Σ- modulator.
27
AGND2
Analog Ground.
28
MODIN
Modulator Input. Analog input to the modulator. Normally, this input is directly tied to
PGAOUT output.
AD1556 PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic
Description
1, 21, 27, 28,
NC
No Connect
33
2–6
PGA0–PGA4
PGA and MUX Control Inputs. Sets the logic level of CB0-CB4 output pins respectively and the
state of the corresponding bit in the configuration register upon RESET or when in hardware mode.
Refer to Table III.
7–9
BW0–BW2
Output Rate Control Inputs. Sets the digital filter decimation rate and the state of the correspond-
ing bit in the configuration register upon RESET or when in hardware mode. Refer to the Filter
Specifications and Table VI.
10
H/
S
Hardware/Software Mode Select. Determines how the device operation is controlled. In hardware
mode, H/
S is high, the state of hardware pins set the mode of operation. When H/S is low, a write
sequence to the Configuration Register or a previous write sequence sets the device operation.
11, 22, 44
VL
Positive Digital Supply Voltage. 3.3 V or 5 V nominal.
12, 23, 24, 34
DGND
Digital Ground
13
SCLK
Serial Data Clock. Synchronizes data transfer to either write data on the DIN input pin or read
data on the DOUT output pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SSM2377ACBZ-R7 | IC AUDIO AMP 2.5W MONO D 9WLCSP |
| AD574AJPZ | IC ADC 12BIT W/REF/CLK 28-PLCC |
| VE-2T1-IW-F4 | CONVERTER MOD DC/DC 12V 100W |
| VE-2T1-IW-F3 | CONVERTER MOD DC/DC 12V 100W |
| VE-244-IW-F4 | CONVERTER MOD DC/DC 48V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1556ASZRL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 256ksps 24-bit Parallel/Serial 44-Pin MQFP T/R |
| AD-155A | 功能描述:線性和開關(guān)式電源 51.55W 13.8V/10.5A 13.3V/0.5A RoHS:否 制造商:TDK-Lambda 產(chǎn)品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓（通道 1）:20 V 輸出電流（通道 1）:40 A 商用/醫(yī)用: 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風格:Rack 長度: 寬度: 高度: |
| AD-155B | 功能描述:線性和開關(guān)式電源 27.6V/5A 27.1V/0.5A 151.55W W/UPS Func. RoHS:否 制造商:TDK-Lambda 產(chǎn)品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓（通道 1）:20 V 輸出電流（通道 1）:40 A 商用/醫(yī)用: 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風格:Rack 長度: 寬度: 高度: |
| AD-155C | 功能描述:線性和開關(guān)式電源 156.5W 54V 2.7A W/CHARGER RoHS:否 制造商:TDK-Lambda 產(chǎn)品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓（通道 1）:20 V 輸出電流（通道 1）:40 A 商用/醫(yī)用: 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風格:Rack 長度: 寬度: 高度: |
| AD-1560-ACDMAPP-GAS-NOZL | 功能描述:AD-1560-ACDMAPP-GAS-NOZL 制造商:te connectivity raychem cable protection 系列:* 零件狀態(tài):有效 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復。