- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16521 > AD1836AZ-DBRD (Analog Devices Inc)BOARD EVAL FOR AD1836A PDF資料下載
參數(shù)資料
| 型號： | AD1836AZ-DBRD |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD1836A |
| 標準包裝： | 1 |
| 主要目的： | 音頻編解碼器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD1836A |
| 主要屬性： | 3 個立體聲 DAC -95 dB THD + N，108 dB SNR，2 個立體聲 ADC -92 dB THD + N，105 dB SNR |
| 次要屬性： | 接受 16/18/20/24 位數(shù)據(jù)，SPI 接口，支持 48 或 96 kHz 采樣率 |
| 已供物品： | 板 |
| 產(chǎn)品目錄頁面： | 776 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | AD1836ACSZ-ND - IC CODEC 4ADC/6DAC 24 BIT 52MQFP AD1836AASZRLTR-ND - IC CODEC 4ADC/6DAC 24 BIT 52MQFP AD1836AASZ-ND - IC CODEC 4ADC/6DAC 24 BIT 52MQFP |
AD1836A
Data Sheet
Rev. A | Page 12 of 24
through an FPGA or other large digital chip before being
applied to the AD1836A. In most cases, this will induce clock
jitter due to the fact that the clock signal is sharing common
power and ground connections with other unrelated digital
output signals.
The six DAC channels use a common serial bit clock to clock in
the serial data and a common left-right framing clock. The four
ADC channels output a common serial bit clock and a left-right
framing clock. The clock signals are all synchronous with the
sample rate.
RESET AND POWER-DOWN
Reset will power down the chip and set the control registers to
their default settings. After reset is de-asserted, an initialization
routine will run inside the AD1836A to clear all memories to
zero. This initialization lasts for approximately 4500 MCLKs.
The power-down bit in the DAC Control Register 1 and ADC
Control Register 1 will power down the respective digital
section. The analog circuitry does not power down. All other
register settings are retained.
To avoid possible synchronization problems, if MCLK is 512 fS
or 768 fS, the clock rate should be set in ADC Control Register 3
within the first 3072 MCLK cycles after reset, or DLRCLK and
DBCLK should be withheld until after the internal initialization
completes (see above).
SERIAL CONTROL PORT
The AD1836A has an SPI compatible control port that permits
programming the internal control registers for the ADCs and
DACs and for reading the ADC signal level from the internal
peak detectors. The DAC output levels may be independently
programmed by means of an internal digital attenuator
adjustable in 1024 linear steps.
The SPI control port is a 4-wire serial control port. The format
is similar to the Motorola SPI format except the input data-word
is 16 bits wide. The maximum serial bit clock frequency is 8 MHz
and may be completely asynchronous to the sample rate of the
ADCs and DACs. Figure 3 shows the format of the SPI signal.
All control registers are write-only. They cannot be read back.
The ADC peak registers are read-only. They are reset to zero each
time they are read and are updated at the next sample time.
Due to an anomaly in the SPI interface, when a write to a DAC
control register follows after a read or a write to an ADC
register, it may not be executed properly. Any such write should
be performed twice.
CLATCH
CCLK
CDATA
COUT
D15
D9
D0
D14
D8
D0
Figure 3. Format of SPI Signal
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EBC40DCMN | CONN EDGECARD 80POS .100 WW |
| EBC40DCMH | CONN EDGECARD 80POS .100 WW |
| KSZ8841-PMQL-EVAL | BOARD EVALUATION KSZ8841-PMQL |
| M3CKK-1018R | IDC CABLE - MKC10K/MC10M/MPK10K |
| EBC40DCMD | CONN EDGECARD 80POS .100 WW |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1837 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2 ADC, 8 DAC, 96 kHz, 24-Bit Codec |
| AD1837A | 制造商:AD 制造商全稱:Analog Devices 功能描述:2 ADC, 8 DAC, 96 kHz, 24-Bit Codec |
| AD1837AAS | 制造商:Rochester Electronics LLC 功能描述: 制造商:Rochester Electronics LLC 功能描述:HIGH PERFORMANCE CODEC I.C. - Bulk 制造商:Analog Devices 功能描述: |
| AD1837AAS-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:2 ADC, 8 DAC, 96 kHz, 24-Bit Codec |
| AD1837AASZ | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 8DAC 24-Bit 52-Pin MQFP 制造商:Analog Devices 功能描述:IC CODEC SMD 1837 MQFP52 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。