- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1978 > AD1877JRZ-RL (Analog Devices Inc)IC ADC STEREO 16BIT 28-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD1877JRZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC STEREO 16BIT 28-SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 45k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 315mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個單端，單極 |
AD1877
REV. A
–9–
The ground planes should be tied together at one spot under-
neath the center of the package with an approximately 3 mm
trace. This ground plane technique also minimizes RF transmis-
sion and reception.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
L
RCK
WCLK
BCLK
DGND1
DVDD1
RDEDGE
S/
M
384/
256
AVDD
VINL
CAPL1
CAPL2
AGNDL
VREFL
CLKIN
TAG
SOUT
DVDD2
RESET
MSBDLY
R
LJUST
AGND
VINR
CAPR1
CAPR2
AGNDR
VREFR
DGND2
DIGITAL GROUND PLANE
ANALOG GROUND PLANE
Figure 4. Recommended Ground Plane
Each reference pin (14 and 15) should be bypassed with a 0.1
F
ceramic chip capacitor in parallel with a 4.7
F tantalum capaci-
tor. The 0.1
F chip cap should be placed as close to the pack-
age pin as possible, and the trace to it from the reference pin
should be as short and as wide as possible. Keep this trace away
from any analog traces (Pins 10, 11, 12, 17, 18, 19)! Coupling
between input and reference traces will cause even order har-
monic distortion. If the reference is needed somewhere else on
the printed circuit board, it should be shielded from any signal
dependent traces to prevent distortion.
Wherever possible, minimize the capacitive load on the digital
outputs of the part. This will reduce the digital spike currents
drawn from the digital supply pins and help keep the IC sub-
strate quiet.
How to Extend SNR
A cost-effective method of improving the dynamic range and
SNR of an analog-to-digital conversion system is to use multiple
AD1877 channels in parallel with a common analog input. This
technique makes use of the fact that the noise in independent
modulator channels is uncorrelated. Thus every doubling of the
number of AD1877 channels used will improve system dynamic
range by 3 dB. The digital outputs from the corresponding deci-
mator channels have to be arithmetically averaged to obtain the
improved results in the correct data format. A microprocessor,
either general-purpose or DSP, can easily perform the averaging
operation.
Shown below in Figure 5 is a circuit for obtaining a 3 dB
improvement in dynamic range by using both channels of a
single AD1877 with a mono input. A stereo implementation
would require using two AD1877s and using the recommended
input structure shown in Figure 2. Note that a single microproces-
sor would likely be able to handle the averaging requirements
for both left and right channels.
AD1877
RECOMMENDED
INPUT BUFFER
SINGLE
CHANNEL
INPUT
DIGITAL
AVERAGER
AD1877
VINR
VINL
SINGLE
CHANNEL
OUTPUT
Figure 5. Increasing Dynamic Range By Using Two
AD1877 Channels
DIGITAL INTERFACE
Modes of Operation
The AD1877’s flexible serial output port produces data in
two’s-complement, MSB-first format. The input and output sig-
nals are TTL logic level compatible. Time multiplexed serial
data is output on SOUT (Pin 26), left channel then right chan-
nel, as determined by the left/right clock signal LRCK (Pin 1).
Note that there is no method for forcing the right channel to
precede the left channel. The port is configured by pin selec-
tions. The AD1877 can operate in either master or slave mode,
with the data in right-justified, I
2S-compatible, Word Clock
controlled or left-justified positions.
The various mode options are pin-programmed with the Slave/
Master Pin (7), the Right/Left Justify Pin (21), and the MSB
Delay Pin (22). The function of these pins is summarized as
follows:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1974YSTZ-RL | IC CODEC 4CH ADC W/PLL 48-LQFP |
| AD2S99BP | IC OSC SINUSOIDAL 20KHZ 20-PLCC |
| AD5310BRM | IC DAC 10BIT R-R W/BUFF 8-MSOP |
| AD5341BRUZ | IC DAC 12BIT SNGL VOUT 20TSSOP |
| AD5344BRU | IC DAC 12BIT QUAD VOUT 28-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1878 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 16-/18-Bit Stereo ADCs |
| AD1878JD | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 16-/18-Bit Stereo ADCs |
| AD1879 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 16-/18-Bit Stereo ADCs |
| AD1879JD | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。