8-Channel DAC with PLL and
Single-Ended Outputs, 192 kHz, 24 Bits
Data Sheet
Rev. D
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
2007–2013 Analog Devices, Inc. All rights reserved.
FEATURES
PLL generated or direct master clock
Low EMI design
108 dB DAC dynamic range and SNR
94 dB THD + N
Single 3.3 V supply
Tolerance for 5 V logic inputs
Supports 24 bits and 8 kHz to 192 kHz sample rates
Single-ended DAC output
Log volume control with autoramp function
SPI controllable for flexibility
Software-controllable clickless mute
Software power-down
Right-justified, left-justified, I2S, and TDM modes
Master and slave modes up to 16-channel in/out
48-lead LQFP
Qualified for automotive applications
APPLICATIONS
Automotive audio systems
Home theater systems
Set-top boxes
Digital audio effects processors
GENERAL DESCRIPTION
The AD1934 is a high performance, single chip that provides
eight digital-to-analog converters (DACs) with single-ended
output using the Analog Devices, Inc., patented multibit sigma-
delta (Σ-Δ) architecture. An SPI port is included, allowing a
microcontroller to adjust volume and many other parameters.
The AD1934 operates from 3.3 V digital and analog supplies.
The AD1934 is available in a 48-lead (single-ended output)
LQFP. Other members of this family include a differential DAC
output version.
The AD1934 is designed for low EMI. This consideration is
apparent in both the system and circuit design architectures.
By using the on-board PLL to derive the master clock from the
LR clock or from an external crystal, the AD1934 eliminates the
need for a separate high frequency master clock and can also be
used with a suppressed bit clock. The DACs are designed using
the latest Analog Devices continuous time architectures to further
minimize EMI. By using 3.3 V supplies, power consumption is
minimized, further reducing emissions.
FUNCTIONAL BLOCK DIAGRAM
06106-
001
SERIAL
DATA
PORT
PRECISION
VOLTAGE
REFERENCE
TIMING MANAGEMENT
AND CONTROL
(CLOCK AND PLL)
CONTROL PORT
SPI
CONTROL DATA
INPUT/OUTPUT
AD1934
DIGITAL AUDIO
INPUT/OUTPUT
SDATAIN
CLOCKS
ANALOG
AUDIO
OUTPUTS
6.144MHz
DAC
DIGITAL
FILTER
AND
VOLUME
CONTROL
Figure 1.