參數(shù)資料
型號(hào): AD1934YSTZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 9/28頁(yè)
文件大?。?/td> 0K
描述: IC DAC 8CH W/ON-CHIP PLL 48LQFP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 1
位數(shù): 24
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 8
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 105°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 托盤(pán)
輸出數(shù)目和類(lèi)型: 8 電壓,單極
采樣率(每秒): 192k
產(chǎn)品目錄頁(yè)面: 781 (CN2011-ZH PDF)
Data Sheet
AD1934
Rev. D | Page 17 of 28
06
10
6-
0
58
DLRCLK
DBCLK
DSDATA1
DAC L1
DAC R1
DAC L2
DAC R2
DSDATA2
DAC L3
DAC R3
DAC L4
DAC R4
32 BITS
MSB
Figure 14. Dual-Line, DAC TDM Mode (Applicable to 192 kHz Sample Rate, 8-Channel Mode)
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LSB
LEFT CHANNEL
RIGHT CHANNEL
LEFT CHANNEL
RIGHT CHANNEL
MSB
RIGHT-JUSTIFIED MODE—SELECT NUMBER OF BITS PER CHANNEL
DSP MODE—16 BITS TO 24 BITS PER CHANNEL
I2S MODE—16 BITS TO 24 BITS PER CHANNEL
LEFT-JUSTIFIED MODE—16 BITS TO 24 BITS PER CHANNEL
LRCLK
BCLK
SDATA
LSB
NOTES
1. DSP MODE DOES NOT IDENTIFY CHANNEL.
2. LRCLK NORMALLY OPERATES AT
fS EXCEPT FOR DSP MODE, WHICH IS 2 × fS.
3. BCLK FREQUENCY IS NORMALLY 64 × LRCLK BUT MAY BE OPERATED IN BURST MODE.
MSB
1/
fS
06
10
6-
0
13
Figure 15. Stereo Serial Modes
相關(guān)PDF資料
PDF描述
ICS840001AK-34LFT IC FREQ SYNTHESIZER 16-VFQFPN
ICS84329BM-01LFT IC SYNTHESIZER 700MHZ 28-SOIC
AD7303BRMZ IC DAC 8BIT DUAL R-R 8-MSOP
VE-J44-MZ-F1 CONVERTER MOD DC/DC 48V 25W
AD5662BRJZ-2500RL7 IC DAC 16BIT BUFF V-OUT SOT23-8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1934YSTZ-RL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD1935 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC
AD1935XSTZ 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC
AD1935XSTZRL 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC
AD1936 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC