參數(shù)資料
型號: AD1937WBSTZ-RL
廠商: Analog Devices Inc
文件頁數(shù): 20/36頁
文件大小: 0K
描述: IC CODEC 4/ADC DIFF OUT 64-LQFP
標(biāo)準(zhǔn)包裝: 1,500
類型: 通用
數(shù)據(jù)接口: 串行
分辨率(位): 24 b
ADC / DAC 數(shù)量: 4 / 8
三角積分調(diào)變:
S/N 比,標(biāo)準(zhǔn) ADC / DAC (db): 96 / 96
動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db): 105 / 110
電壓 - 電源,模擬: 3 V ~ 3.6 V
電壓 - 電源,數(shù)字: 3 V ~ 3.6 V
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-LQFP(10x10)
包裝: 帶卷 (TR)
AD1937
Rev. B | Page 27 of 36
CONTROL REGISTERS
DEFINITIONS
The global address for the AD1937 is 0x08 OR’ed with ADDR1 and ADDR0 and one R/W bit; see
and
. The address
bits (Bits[18:17]) setting must correspond to the low/high state of Pin 30 and Pin 35. All registers are reset to 0, except for the DAC
volume registers that are set to full volume.
Note that the first setting in each control register parameter is the default setting.
Table 20. Register Format
Global Address
R/W
Register Address
Data
Bit
23:17
16
15:8
7:0
Table 21. Register Addresses and Functions
Hexadecimal
Address
Function
0x00
0
PLL and Clock Control 0
0x01
1
PLL and Clock Control 1
0x02
2
DAC Control 0
0x03
3
DAC Control 1
0x04
4
DAC Control 2
0x05
5
DAC individual channel mutes
0x06
6
DAC1L volume control
0x07
7
DAC1R volume control
0x08
8
DAC2L volume control
0x09
9
DAC2R volume control
0x0A
10
DAC3L volume control
0x0B
11
DAC3R volume control
0x0C
12
DAC4L volume control
0x0D
13
DAC4R volume control
0x0E
14
ADC Control 0
0x0F
15
ADC Control 1
0x10
16
ADC Control 2
PLL AND CLOCK CONTROL REGISTERS
Table 22. PLL and Clock Control 0 Register (Address 0, 0x00)
Bit
Value
Function
Description
0
Normal operation
PLL power-down
1
Power-down
2:1
00
Input 256 (× 44.1 kHz or 48 kHz)
MCLKI/MCLKXI pin functionality (PLL active), master clock rate setting
01
Input 384 (× 44.1 kHz or 48 kHz)
10
Input 512 (× 44.1 kHz or 48 kHz)
11
Input 768 (× 44.1 kHz or 48 kHz)
4:3
00
XTAL oscillator enabled
MCLKO/MCLKXO pin, master clock rate setting
01
256 × fS VCO output
10
512 × fS VCO output
11
Off
6:5
00
MCLKI/MCLKXI
PLL input
01
DLRCLK
10
ALRCLK
11
Reserved
7
0
Disable: ADC and DAC idle
Internal master clock enable
1
Enable: ADC and DAC active
相關(guān)PDF資料
PDF描述
AD1938WBSTZ-RL IC CODEC 24BIT 4ADC/8DAC 48LQFP
AD1938YSTZRL IC CODEC 24BIT 4ADC/8DAC 48LQFP
MCF5213LCVM80 IC MCU 256K FLASH 80MHZ 81MAPBGA
VI-BNL-IW-B1 CONVERTER MOD DC/DC 28V 100W
CS4245-DQZ IC CODEC AUD STER 104DB 48LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1937XSTZ 制造商:AD 制造商全稱:Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC
AD1937XSTZRL 制造商:AD 制造商全稱:Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC
AD1938 制造商:AD 制造商全稱:Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24-Bit CODEC
AD1938WBSTZ 功能描述:IC CODEC 24BIT 4ADC/8DAC 48LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
AD1938WBSTZ-RL 功能描述:IC CODEC 24BIT 4ADC/8DAC 48LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)