- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9376 > AD5175BRMZ-10 (Analog Devices Inc)IC DGTL POT 1024POS 10K 10MSOP PDF資料下載
參數(shù)資料
| 型號： | AD5175BRMZ-10 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DGTL POT 1024POS 10K 10MSOP |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 接片： | 1024 |
| 電阻（歐姆）： | 10k |
| 電路數(shù)： | 1 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 35 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | I²C |
| 電源電壓： | 2.7 V ~ 5.5 V，±2.5 V ~ 2.75 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 10-MSOP |
| 包裝： | 管件 |
AD5175
Rev. A | Page 12 of 20
THEORY OF OPERATION
The AD5175 is designed to operate as a true variable resistor for
analog signals within the terminal voltage range of VSS < VTERM
< VDD. The RDAC register contents determine the resistor wiper
position. The RDAC register acts as a scratchpad register, which
allows unlimited changes of resistance settings. The RDAC
register can be programmed with any position setting using
the I2C interface. When a desirable wiper position is found, this
value can be stored in a 50-TP memory register. Thereafter, the
wiper position is always restored to that position for subsequent
power-up. The storing of 50-TP data takes approximately 350 ms;
during this time, the AD5175 is locked and does not acknowl-
edge any new command thereby preventing any changes from
taking place. The acknowledge bit can be polled to verify that
the fuse program command is complete.
SERIAL DATA INTERFACE
The AD5175 has a 2-wire I2C-compatible serial interface.
It can be connected to an I2C bus as a slave device under the
control of a master device; see Figure 3 for a timing diagram
of a typical write sequence.
The AD5175 supports standard (100 kHz) and fast (400 kHz)
data transfer modes. Support is not provided for 10-bit
addressing and general call addressing.
The AD5175 has a 7-bit slave address. The five MSBs are 01011
and the two LSBs are determined by the state of the ADDR pin.
The facility to make hardwired changes to ADDR allows the
user to incorporate up to three of these devices on one bus, as
outlined in Table 6.
The 2-wire serial bus protocol operates as follows: The master
initiates a data transfer by establishing a start condition, which
is when a high-to-low transition on the SDA line occurs while
SCL is high. The next byte is the address byte, which consists
of the 7-bit slave address and a R/W bit. The slave device
corresponding to the transmitted address responds by pulling
SDA low during the ninth clock pulse (this is termed the acknowl-
edge bit). At this stage, all other devices on the bus remain idle
while the selected device waits for data to be written to, or read
from, its shift register.
Data is transmitted over the serial bus in sequences of nine
clock pulses (eight data bits followed by an acknowledge bit).
The transitions on the SDA line must occur during the low
period of SCL and remain stable during the high period of SCL.
When all data bits have been read or written, a stop condition is
established. In write mode, the master pulls the SDA line high
during the 10th clock pulse to establish a stop condition. In read
mode, the master issues a no acknowledge for the ninth clock
pulse, that is, the SDA line remains high. The master then
brings the SDA line low before the 10th clock pulse, and then
high during the 10th clock pulse to establish a stop condition.
SHIFT REGISTER
For the AD5175, the shift register is 16 bits wide, as shown in
Figure 2. The 16-bit word consists of two unused bits, which
should be set to 0, followed by four control bits and 10 RDAC data
bits, and data is loaded MSB first (Bit D9). The four control bits
determine the function of the software command (Table 7).
Figure 25 shows a timing diagram of a typical AD5175 write
sequence.
The command bits (Cx) control the operation of the digital
potentiometer and the internal 50-TP memory. The data bits
(Dx) are the values that are loaded into the decoded register.
Table 6. Device Address Selection
ADDR Pin
A1
A0
7-Bit I2C Device Address
GND
1
0101111
VDD
0
0101100
NC (No Connection)1
1
0
0101110
1 Not available in bipolar mode. VSS < 0 V.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5171BRJZ5-R2 | IC DGTL POT OTP 5K 12C SOT23-8 |
| VI-2NP-MX-B1 | CONVERTER MOD DC/DC 13.8V 75W |
| ISL12028IV27Z | IC RTC W/EEPROM 2.7V 14-TSSOP |
| AD5160BRJZ5-R2 | IC POT DGTL 5K 256POS SOT23-8 |
| VE-B3D-MY-F2 | CONVERTER MOD DC/DC 85V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5175BRMZ-10-RL7 | 功能描述:IC DGTL POT 1024POS 10K 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5175JH | 制造商:Analog Devices 功能描述:5175JH |
| AD517J | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Laser Trimmed, Precision IC Op Amp |
| AD517JH | 制造商:Rochester Electronics LLC 功能描述:LOW IB, IOS, VOS OP AMP - Bulk |
| AD517K | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Laser Trimmed, Precision IC Op Amp |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。