參數(shù)資料
型號: AD5207BRUZ50-RL7
廠商: Analog Devices Inc
文件頁數(shù): 10/16頁
文件大?。?/td> 0K
描述: IC DGTL POT DUAL 50K 14-TSSOP
標(biāo)準(zhǔn)包裝: 1,000
接片: 256
電阻(歐姆): 50k
電路數(shù): 2
溫度系數(shù): 標(biāo)準(zhǔn)值 500 ppm/°C
存儲器類型: 易失
接口: 4 線 SPI(芯片選擇)
電源電壓: 2.7 V ~ 5.5 V,±2.2 V ~ 2.7 V
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 14-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 14-TSSOP
包裝: 帶卷 (TR)
REV. 0
–3–
AD5207
Parameter
Symbol
Conditions
Min
Typ
1
Max
Unit
INTERFACE TIMING
CHARACTERISTICS
Applies to All Parts
6, 11
Input Clock Pulsewidth
tCH, tCL
Clock Level High or Low
10
ns
Data Setup Time
tDS
5ns
Data Hold Time
tDH
5ns
CLK to SDO Propagation Delay
12
tPD
RL = 1 k
to 5 V, C
L < 20 pF
1
25
ns
CS Setup Time
tCSS
10
ns
CS High Pulsewidth
tCSW
10
ns
CLK Fall to
CS Fall Hold Time
tCSH0
0ns
CLK Fall to
CS Rise Hold Time
tCSH1
0ns
CS Rise to Clock Rise Setup
tCS1
10
ns
NOTES
1 Typicals represent average readings at 25
°C and VDD = 5 V, VSS = 0 V.
2 Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper
positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. I W = VDD/R for both VDD = 5 V,
VSS = 0 V.
3 V
AB = VDD, Wiper (VW) = No connect.
4 INL and DNL are measured at V
W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V A = VDD and VB = 0 V. DNL
specification limits of
±1 LSB maximum are Guaranteed Monotonic operating conditions.
5 Resistor Terminals A, B, W have no limitations on polarity with respect to each other.
6 Guaranteed by design and not subject to production test.
7 Measured at the A
X terminals. All AX terminals are open-circuited in shut-down mode.
8 P
DISS is calculated from (IDD
× VDD). CMOS logic level inputs result in minimum power dissipation.
9 All dynamic characteristics use V
DD = 5 V, VSS = 0 V.
10 Measured at a V
W pin where an adjacent VW pin is making a full-scale voltage change.
11 See timing diagram for location of measured values. All input control voltages are specified with t
R = tF = 2 ns (10% to 90% of 3 V) and timed from a voltage level of
1.5 V. Switching characteristics are measured using VDD = 5 V.
12 Propagation delay depends on value of V
DD, RL, and CL; see applications text.
The AD5207 contains 474 transistors. Die Size: 67 mil
× 69 mil, 4623 sq. mil.
Specifications subject to change without notice.
1
0
1
0
1
0
SDI
CLK
CS
VOUT
RDAC REGISTER LOAD
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Figure 1a. Timing Diagram
1
0
1
0
1
0
1
0
VDD
0V
SDI
(DATA IN)
SDO
(DATA OUT)
CLK
CS
VOUT
Ax OR Dx
A'x OR D'x
A'x OR D'x
1LSB ERROR BAND
1LSB
tDS
tDH
tPD_MAX
tCS1
tCSH1
tCSW
tS
tCL
tCH
tCSH0
tCSS
Figure 1b. Detail Timing Diagram
相關(guān)PDF資料
PDF描述
VE-B4X-MY-F3 CONVERTER MOD DC/DC 5.2V 50W
MC100EP196FAG IC DELAY LINE 1024TAP 32-LQFP
AD5220BRM100-REEL7 IC DGTL POT SNGL 128POS 8USOIC
VE-B4X-MY-F2 CONVERTER MOD DC/DC 5.2V 50W
SY55856UHG IC DELAY LINE 7TAP 32-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD521 制造商:AD 制造商全稱:Analog Devices 功能描述:Integrated Circuit Precision Instrumentation Amplifier
AD521-.2 制造商:Assmann Electronics Inc 功能描述:
AD5210 制造商:AD 制造商全稱:Analog Devices 功能描述:12 BIT SUCCESSIVE APPROXIMATION HIGH ACCURACY A/D CONVERTERS
AD521-00E 功能描述:SENSOR MAG SW 20G CROS AX 8-MSOP 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關(guān) 技術(shù):霍爾效應(yīng) 極化:任意一種 感應(yīng)范圍:±2.5mT 跳閘,±1.1mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源(最大值):4.5mA 電流 - 輸出(最大值):20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C(TA) 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商器件封裝:8-MSOP 標(biāo)準(zhǔn)包裝:1,000
AD521-02E 功能描述:SENSOR MAG SW 20G CROS AXS 8SOIC 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關(guān) 技術(shù):霍爾效應(yīng) 極化:任意一種 感應(yīng)范圍:±2.5mT 跳閘,±1.1mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源(最大值):4.5mA 電流 - 輸出(最大值):20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C(TA) 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商器件封裝:8-SOIC 標(biāo)準(zhǔn)包裝:1,000