參數(shù)資料
型號(hào): AD5220BRM100
廠商: Analog Devices Inc
文件頁數(shù): 10/11頁
文件大小: 0K
描述: IC DGTL POT SNGL 128POS 8USOIC
標(biāo)準(zhǔn)包裝: 50
接片: 128
電阻(歐姆): 100k
電路數(shù): 1
溫度系數(shù): 標(biāo)準(zhǔn)值 800 ppm/°C
存儲(chǔ)器類型: 易失
接口: 4 線串行(芯片選擇,遞增,增/減)
電源電壓: 2.7 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 8-TSSOP,8-MSOP(0.118",3.00mm 寬)
供應(yīng)商設(shè)備封裝: 8-MSOP
包裝: 管件
AD5220
–8–
REV.
OPERATION
The AD5220 provides a 128-position digitally controlled vari-
able resistor (VR) device. Changing the VR settings is accom-
plished by pulsing the CLK pin while CS is active low. The
direction of the increment is controlled by the U/D (UP/DOWN)
control input pin. When the wiper hits the end of the resistor
(Terminals A or B) additional CLK pulses no longer change
the wiper setting. The wiper position is immediately decoded
by the wiper decode logic changing the wiper resistance. Ap-
propriate debounce circuitry is required when push button
switches are used to control the count sequence and direction
of count. The exact timing requirements are shown in Figure 3.
The AD5220 powers ON in a centered wiper position exhibit-
ing nearly equal resistances of RWA and RWB.
UP/
DOWN
CNTR
RS
D
E
C
O
D
E
7
40H
POR
EN
AD5220
VDD
A
W
B
GND
CLK
CS
U/
D
Figure 35. Block Diagram
DIGITAL INTERFACING OPERATION
The AD5220 contains a three-wire serial input interface. The
three inputs are clock (CLK), CS and UP/DOWN (U/D). The
negative-edge sensitive CLK input requires clean transitions to
avoid clocking multiple pulses into the internal UP/DOWN
counter register, see Figure 35. Standard logic families work
well. If mechanical switches are used for product evaluation
they should be debounced by a flip-flop or other suitable
means. When CS is taken active low the clock begins to incre-
ment or decrement the internal UP/DOWN counter dependent
upon the state of the U/D control pin. The UP/DOWN counter
value (D) starts at 40H at system power ON. Each new CLK
pulse will increment the value of the internal counter by one
LSB until the full scale value of 3FH is reached as long as the
U/D pin is logic high. If the U/D pin is taken to logic low the
counter will count down stopping at code 00H (zero-scale).
Additional clock pulses on the CLK pin are ignored when the
wiper is at either the 00H position or the 3FH position.
All digital inputs (CS, U/D, CLK) are protected with a series
input resistor and parallel Zener ESD structure shown in
Figure 36.
LOGIC
1k
Figure 36. Equivalent ESD Protection Digital Pins
20
A, B, W
GND
Figure 37. Equivalent ESD Protection Analog Pins
D0
D1
D2
D3
D4
D5
D6
RDAC
UP/DOWN
CNTR
&
DECODE
Wx
Bx
RS = RNOMINAL/128
RS
Ax
Figure 38. AD5220 Equivalent RDAC Circuit
PROGRAMMING THE VARIABLE RESISTOR
Rheostat Operation
The nominal resistance of the RDAC between terminals A and
B is available with values of 10 k
, 50 k, and 100 k. The
final three characters of the part number determine the nominal
resistance value, e.g., 10 k
=10; 50 k = 50; 100 k = 100.
The nominal resistance (RAB) of the VR has 128 contact points
accessed by the wiper terminal, plus the B terminal contact. At
power ON the resistance from the wiper to either end Terminal
A or B is approximately equal. Clocking the CLK pin will in-
crease the resistance from the Wiper W to Terminal B by one
unit of RS resistance (see Figure 38). The resistance RWB is
determined by the number of pulses applied to the clock pin.
Each segment of the internal resistor string has a nominal resis-
tance value of RS = RAB/128, which becomes 78 in the case of
the 10 k
AD5220BN10 product. Care should be taken to limit
the current flow between W and B in the direct contact state to
a maximum value of 5 mA to avoid degradation or possible de-
struction of the internal switch contact.
Like the mechanical potentiometer the RDAC replaces, it is
totally symmetrical (see Figure 38). The resistance between the
Wiper W and Terminal A also produces a digitally controlled
resistance RWA. When these terminals are used the B–terminal
should be tied to the wiper.
The typical part-to-part distribution of RBA is process lot depen-
dent having a
±30% variation. The change in R
BA with tempera-
ture has a 800 ppm/
°C temperature coefficient.
The RBA temperature coefficient increases as the wiper is pro-
grammed near the B-terminal due to the larger percentage con-
tribution of the wiper contact switch resistance, which has a
0.5%/
°C temperature coefficient. Figure 14 shows the effect of
the wiper contact resistance as a function of code setting. An-
other performance factor influenced by the switch contact resis-
tance is the relative linearity error performance between the
10 k
, and the 50 k or 100 k versions. The same switch
contact resistance is used in all three versions. Thus the perfor-
mance of the 50 k
and 100 k devices which have the least
impact on wiper switch resistance exhibits the best linearity
error, see Figures 7 and 8.
A
相關(guān)PDF資料
PDF描述
VE-BND-MY-F2 CONVERTER MOD DC/DC 85V 50W
AD5204BRUZ50-REEL7 IC POT DGTL QUAD 256POS 24TSSOP
VE-BND-MY-F1 CONVERTER MOD DC/DC 85V 50W
VE-BNB-MY-F3 CONVERTER MOD DC/DC 95V 50W
AD5204BRUZ100-R7 IC POT DGTL QUAD 256POS 24TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5220BRM100-REEL 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel 制造商:Analog Devices 功能描述:
AD5220BRM100-REEL7 功能描述:IC DGTL POT SNGL 128POS 8USOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻(歐姆):10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲(chǔ)器類型:非易失 接口:3 線串行(芯片選擇,遞增,增/減) 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN(2x3) 包裝:帶卷 (TR)
AD5220BRM10-REEL7 制造商:Analog Devices 功能描述:DGTL POTENTIOMETER 128POS 10KOHM SGL 8MSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:7-BIT RDAC WITH UP/DWN CONTROL - Tape and Reel
AD5220BRM50 制造商:Analog Devices 功能描述:Digital Potentiometer 128POS 50KOhm Single 8-Pin MSOP 制造商:Rochester Electronics LLC 功能描述:7-BIT RDAC WITH UP/DWN CONTROL - Bulk
AD5220BRM50-REEL 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel