- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9288 > AD5262BRU50-REEL7 (Analog Devices Inc)IC POT DUAL 50K 256POS 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5262BRU50-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/24頁 |
| 文件大小： | 0K |
| 描述： | IC POT DUAL 50K 256POS 16TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 接片： | 256 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 35 ppm/°C |
| 存儲器類型： | 易失 |
| 接口： | 4 線 SPI（芯片選擇） |
| 電源電壓： | 4.5 V ~ 16.5 V，±4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
AD5260/AD5262
Rev. A | Page 18 of 24
LAYOUT AND POWER SUPPLY BYPASSING
It is good practice to employ a compact, minimum lead length
layout design. The leads to the input should be as direct as
possible with a minimum conductor length. Ground paths
should have low resistance and low inductance.
Similarly, it is also good practice to bypass the power supplies
with quality capacitors for optimum stability. Supply leads to
the device should be bypassed with 0.01 μF to 0.1 μF disc or
chip ceramic capacitors. Low ESR 1 μF to 10 μF tantalum or
electrolytic capacitors should also be applied at the supplies to
minimize any transient disturbance (see Figure 55). Note that
the digital ground should also be joined remotely to the analog
ground to minimize the ground bounce.
VSS
VDD
VSS
VDD
C3
C4
C1
C2
10F
GND
0.1F
+
026
95-
053
Figure 55. Power Supply Bypassing
TERMINAL VOLTAGE OPERATING RANGE
The AD5260/AD5262 positive VDD and negative VSS power
supply defines the boundary conditions for proper 3-terminal
digital potentiometer operation. Supply signals present on the
A, B, and W terminals that exceed VDD or VSS are clamped by
the internal forward-biased diodes (see Figure 56).
VDD
VSS
A
W
B
02
695-
0
54
Figure 56. Maximum Terminal Voltages Set by VDD and VSS
The ground pin of the AD5260/AD5262 device is primarily
used as a digital ground reference, which needs to be tied to the
common ground of the PCB. The digital input control signals to
the AD5260/AD5262 must be referenced to the device ground
pin (GND), and must satisfy the logic level defined in Table 1.
An internal level shift circuit ensures that the common-mode
voltage range of the three terminals extends from VSS to VDD
regardless of the digital input level.
POWER-UP SEQUENCE
Because there are diodes to limit the voltage compliance at
Terminal A, Terminal B, and Terminal W (see Figure 56), it is
important to power VDD/VSS first before applying any voltage to
the A, B, and W terminals. Otherwise, the diode becomes forward
biased such that VDD/VSS are powered unintentionally and may
affect the rest of the user’s circuit. The ideal power-up sequence
is in the following order: GND, VDD, VSS, VL, the digital inputs,
and VA/VB/VW. The order of powering VA/VB/VW and the digital
inputs is not important as long as they are powered after VDD/VSS.
RDAC CIRCUIT SIMULATION MODEL
The internal parasitic capacitances and the external capacitive
loads dominate the ac characteristics of the RDACs. Configured
as a potentiometer divider, the 3 dB bandwidth of the AD5260
(20 kΩ resistor) measures 310 kHz at half scale. Figure 28 provides
the large signal Bode plot characteristics of the three available
resistor versions 20 kΩ, 50 kΩ, and 200 kΩ. A parasitic simula-
tion model is shown in Figure 57. The following section provides a
macro model net list for the 20 kΩ RDAC.
AB
55pF
CB
25pF
CA
25pF
CW
RDAC
20k
W
02
695
-071
Figure 57. RDAC Circuit Simulation Model for RDAC 20 kΩ
MACRO MODEL NET LIST FOR RDAC
PARAM D=256, RDAC=20E3
*
SUBCKT DPOT (A,W,B)
*
CA
A
0
25E-12
RWA
A
W
{(1-D/256)*RDAC+60}
CW
W
0
55E-12
RWB
W
B
{D/256*RDAC+60}
CB
B
0
25E-12
*
.ENDS DPOT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B4Y-MW-F4 | CONVERTER MOD DC/DC 3.3V 66W |
| M83723/75W18317 | CONN PLUG 31POS STRAIGHT W/SCKT |
| VI-B4Y-MW-F3 | CONVERTER MOD DC/DC 3.3V 66W |
| DS1100U-500+ | IC DELAY LINE 5TAP 500NS 8-USOP |
| DS1100LU-500 | IC DELAY LINE 5TAP 500NS 8-USOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5262BRU50Z | 制造商:Analog Devices 功能描述:DIG POT 2CH 256 15V 50KOHM 制造商:Analog Devices 功能描述:DIG POT, 2CH, 256, 15V, 50KOHM, 16TSSOP; End To End Resistance:50kohm; Track Taper:Linear; Resistance Tolerance: 30%; Supply Voltage Min:4.5V; Supply Voltage Max:16.5V; Potentiometer IC Case Style:TSSOP; No. of Pins:16; No. of ;RoHS Compliant: Yes |
| AD5262BRUZ20 | 功能描述:IC POT DUAL 20K 256POS 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
| AD5262BRUZ200 | 功能描述:IC POT DUAL 200K 256POS 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
| AD5262BRUZ200 | 制造商:Analog Devices 功能描述:IC 8-BIT DIGITAL POT |
| AD5262BRUZ200-RL7 | 功能描述:IC POT DUAL 200K 256POS 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。