參數資料
型號: AD5310BRTZ-REEL
廠商: Analog Devices Inc
文件頁數: 3/16頁
文件大?。?/td> 0K
描述: IC DAC 10BIT R-R W/BUFF SOT23-6
產品培訓模塊: Data Converter Fundamentals
DAC Architectures
標準包裝: 1
設置時間: 6µs
位數: 10
數據接口: 串行
轉換器數目: 1
電壓電源: 單電源
功率耗散(最大): 1.25mW
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: SOT-23-6
供應商設備封裝: SOT-23-6
包裝: 標準包裝
輸出數目和類型: 1 電壓,單極;1 電壓,雙極
采樣率(每秒): 167k
產品目錄頁面: 782 (CN2011-ZH PDF)
其它名稱: AD5310BRTZ-REELDKR
Data Sheet
AD5310
Rev. B | Page 11 of 16
THEORY OF OPERATION
D/A SECTION
The AD5310 DAC is fabricated on a CMOS process. The
architecture consists of a string DAC followed by an output
buffer amplifier. Because there is no reference input pin, the
power supply (VDD) acts as the reference. Figure 23 shows a
block diagram of the DAC architecture.
Figure 23. DAC Architecture
Because the input coding to the DAC is straight binary, the ideal
output voltage is given by
×
=
1024
D
V
DD
OUT
where D is the decimal equivalent of the binary code that is
loaded to the DAC register; it can range from 0 to 1023.
Figure 24. Resistor String
RESISTOR STRING
The resistor string section is shown in Figure 24. It is simply a
string of resistors, each of value R. The code loaded to the DAC
register determines at what node on the string the voltage is
tapped off to be fed into the output amplifier. The voltage is
tapped off by closing one of the switches connecting the string
to the amplifier. Because it is a string of resistors, it is guaranteed
monotonic.
OUTPUT AMPLIFIER
The output buffer amplifier is capable of generating rail-to-rail
voltages on its output, which results in an output range of 0 V to
VDD. It is capable of driving a load of 2 k in parallel with 1000 pF
to GND. The source and sink capabilities of the output amplifier
can be seen in Figure 11 and Figure 12. The slew rate is 1 V/s
with a half-scale settling time of 6 s with the output loaded.
SERIAL INTERFACE
The AD5310 has a 3-wire serial interface (SYNC, SCLK, and
DIN) that is compatible with SPI, QSPI, and MICROWIRE
interface standards, as well as most DSPs. See Figure 2 for a
timing diagram of a typical write sequence.
The write sequence begins by bringing the SYNC line low. Data
from the DIN line is clocked into the 16-bit shift register on the
falling edge of SCLK. The serial clock frequency can be as high
as 30 MHz, making the AD5310 compatible with high speed
DSPs. On the 16th falling clock edge, the last data bit is clocked
in and the programmed function is executed (that is, a change in
DAC register contents and/or a change in the mode of operation).
At this stage, the SYNC line can be kept low or be brought high.
In either case, it must be brought high for a minimum of 33 ns
before the next write sequence so that a falling edge of SYNC
can initiate the next write sequence. Because the SYNC buffer
draws more current when VIN = 2.4 V than it does when VIN =
0.8 V, SYNC should be idled low between write sequences for
even lower power operation of the part. As previously mentioned,
however, it must be brought high again just before the next write
sequence.
INPUT SHIFT REGISTER
The input shift register is 16 bits wide (see Figure 25). The first
two bits are don’t cares. The next two bits are control bits that
control which mode of operation the part is in (normal mode or
one of the three power-down modes). There is a more complete
description of the various modes in the Power-Down Modes
section. The next 10 bits are the data bits. These are transferred
to the DAC register on the 16th falling edge of SCLK. Finally,
the last two bits are don’t cares.
Figure 25. Input Register Contents
相關PDF資料
PDF描述
MS27497E24A35SA CONN RCPT 128POS WALL MNT W/SCKT
MS3108E28-15P CONN PLUG 35POS RT ANG W/PINS
CS3100A-22-20P CONN RCPT 9POS WALL MNT W/PINS
MS3456LS14S-5S CONN PLUG 5POS STRAIGHT W/SCKT
MS27497E22A2S CONN RCPT 85POS WALL MNT W/SCKT
相關代理商/技術參數
參數描述
AD5310BRTZ-REEL7 功能描述:IC DAC 10BIT R-R W/BUFF SOT23-6 RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 設計資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標準包裝:10,000 系列:- 設置時間:- 位數:12 數據接口:DSP,MICROWIRE?,QSPI?,串行,SPI? 轉換器數目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型,TSOT-23-8 供應商設備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):2.7M
AD5310RBRMZ 功能描述:10 Bit Digital to Analog Converter 1 10-MSOP 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):有效 位數:10 數模轉換器數:1 建立時間:7μs 輸出類型:Voltage - Buffered 差分輸出:無 數據接口:SPI 參考類型:外部, 內部 電壓 - 電源,模擬:2.7 V ~ 5.5 V 電壓 - 電源,數字:2.7 V ~ 5.5 V INL/DNL(LSB):±0.5(最大),±0.5(最大) 架構:電阻串 DAC 工作溫度:-40°C ~ 105°C 封裝/外殼:10-TFSOP,10-MSOP(0.118",3.00mm 寬) 供應商器件封裝:10-MSOP 標準包裝:50
AD5310RBRMZ-RL7 功能描述:10 Bit Digital to Analog Converter 1 10-MSOP 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):有效 位數:10 數模轉換器數:1 建立時間:7μs 輸出類型:Voltage - Buffered 差分輸出:無 數據接口:SPI 參考類型:外部, 內部 電壓 - 電源,模擬:2.7 V ~ 5.5 V 電壓 - 電源,數字:2.7 V ~ 5.5 V INL/DNL(LSB):±0.5(最大),±0.5(最大) 架構:電阻串 DAC 工作溫度:-40°C ~ 105°C 封裝/外殼:10-TFSOP,10-MSOP(0.118",3.00mm 寬) 供應商器件封裝:10-MSOP 標準包裝:1,000
AD5310WBRTZ-REEL7 制造商:AD 制造商全稱:Analog Devices 功能描述:2.7 V to 5.5 V, 140 muA, Rail-to-Rail Voltage Output 10-Bit DAC in a SOT-23
AD5311 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs