- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373878 > AD5338BRMZ-1 (ANALOG DEVICES INC) 2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5338BRMZ-1 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | DAC |
| 英文描述： | 2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs |
| 中文描述： | SERIAL INPUT LOADING, 7 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| 封裝： | ROHS COMPLIANT, MO-187AA, MSOP-8 |
| 文件頁(yè)數(shù)： | 19/24頁(yè) |
| 文件大?。?/td> | 654K |
| 代理商： | AD5338BRMZ-1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD5337/AD5338/AD5339
DOUBLE-BUFFERED INTERFACE
The AD5337/AD5338/AD5339 DACs all have a double-buffered
interface consisting of two banks of registers—an input register
and a DAC register per channel. The input register is directly
connected to the input shift register, and the digital code is
transferred to the relevant input register upon completion of a
valid write sequence. The DAC register contains the digital code
used by the resistor string.
Rev. A | Page 19 of 24
Access to the DAC register is controlled by the LDAC bit. When
the LDAC bit is set high, the DAC register is latched and therefore
the input register may change state without affecting the DAC
register. This is useful if the user requires simultaneous updating
of all DAC outputs. The user may write to three of the input
registers individually; by setting the LDAC bit low when writing
to the remaining DAC input register, all outputs will update
simultaneously.
These parts contain an extra feature whereby the DAC register
is only updated if its input register has been updated since the
last time that LDAC was brought low, thereby removing
unnecessary digital crosstalk.
POWER-DOWN MODES
The AD5337/AD5338/AD5339 have very low power
consumption, typically dissipating 0.75 mW with a 3 V supply
and 1.5 mW with a 5 V supply. Power consumption can be
further reduced when the DACs are not in use by putting them
into one of three power-down modes, which are selected by
Bits 15 and 14 (PD1 and PD0) of the data byte. Table 8 shows
how the state of the bits corresponds to the mode of operation
of the DAC.
Table 8. PD1/PD0 Operating Modes
PD1
PD0
Operating Mode
0
0
Normal Operation
0
1
Power-Down (1 k Load to GND)
1
0
Power-Down (100 k Load to GND)
1
1
Power-Down (3-State Output)
When both bits are 0, the DAC works with its normal power
consumption of 300 μA at 5 V. However, for the three power-
down modes, the supply current falls to 200 nA at 5 V (80 nA at
3 V). Not only does the supply current drop, but the output
stage is also internally switched from the output of the amplifier
to a resistor network of known values. This is advantageous in
that the output impedance of the part is known while the part is
in power-down mode, which provides a defined input condition
for whatever is connected to the output of the DAC amplifier.
There are three options. The output may be connected internally
to GND through a 1 k resistor, a 100 k resistor, or may be
left open-circuited (3-state). Resistor tolerance = ±20%. The
output stage is illustrated in Figure 35.
0
AMPLIFIER
POWER-DOWN
CIRCUITRY
RESISTOR
NETWORK
RESISTOR
STRING DAC
V
OUT
Figure 35. Output Stage during Power-Down
The bias generator, the output amplifiers, the resistor string, and
all other associated linear circuitry are shut down when power-
down mode is activated. However, the contents of the DAC
registers remain unchanged when power-down mode is activated.
The time to exit power-down is typically 2.5 μs for V
DD
= 5 V
and 5 μs when V
DD
= 3 V. This is the time from the rising edge
of the eighth SCL pulse to the time when the output voltage
deviates from its power-down voltage. See Figure 23 for a plot.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5338BRMZ-1REEL7 | 2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs |
| AD5339BRM-REEL | 2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs |
| AD5339BRM-REEL7 | 2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs |
| AD534K | Dual 14-bit 105MSPS ADC with serialized LVDS output 48-VQFN -40 to 85 |
| AD534KD | Dual 14-bit 125MSPS ADC with serialized LVDS output 48-VQFN -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5338BRMZ-1REEL7 | 功能描述:IC DAC 10BIT DUAL 2-WIRE 8-MSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類(lèi)型:8 電壓，單極 采樣率（每秒）:* |
| AD5338BRMZRMZ | 制造商:Analog Devices 功能描述:DAC,AD5338B 10bit 7us dual I2C MSOP |
| AD5338R | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Dual, 10-Bit nanoDAC with 2 ppm/C Reference, I2C Interface |
| AD5338RBCPZ-RL7 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 10-Bit 2-CH I2C w/ on-chip ref RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類(lèi)型:Serial (I2C) 穩(wěn)定時(shí)間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel |
| AD5338RBRUZ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 10-Bit 2-ch 12c nanoDAC+with on-chip ref RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。