- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8557 > AD5360BCPZ (Analog Devices Inc)IC DAC 16BIT 16CH SERIAL 56LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD5360BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/29頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT 16CH SERIAL 56LFCSP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 設(shè)計資源： | Automated Calibration Technique That Reduces AD5360 Offset Voltage to Less Than 1 mV (CN0123) 16 Channels of Programmable Output Span Using AD5360 (CN0131) |
| 標準包裝： | 1 |
| 設(shè)置時間： | 20µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 16 |
| 電壓電源： | 雙 ± |
| 功率耗散（最大）： | 245mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 56-LFCSP-VQ（8x8） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 16 電壓，單極；16 電壓，雙極 |
| 配用： | EVAL-AD5360EBZ-ND - BOARD EVAL FOR AD5360 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
AD5360/AD5361
Rev. A | Page 22 of 28
SPI READBACK MODE
The AD5360/AD5361 allow data readback via the serial inter-
face from every register directly accessible to the serial interface,
which is all registers except the X2A, X2B, and DAC data
registers. To read back a register, it is first necessary to tell the
AD5360/AD5361 which register is to be read. This is achieved
by writing a word whose first two bits are the Special Function
Code 00 to the device. The remaining bits then determine if the
operation is a readback and which register is to be read back, or
if it is a write to of the special function registers, such as the
control register.
If a readback command is written to a special function register,
data from the selected register is clocked out of the SDO pin
during the next SPI operation. The SDO pin is normally three-
stated but becomes driven as soon as a read command is issued.
The pin remains driven until the register’s data is clocked out.
See Figure 5 for the read timing diagram. Note that, due to the
timing requirements of t22 (25 ns), the maximum speed of the
SPI interface during a read operation should not exceed 20 MHz.
REGISTER UPDATE RATES
The value of the X2A or X2B register is calculated each time the
user writes new data to the corresponding X1, C, or M register.
The calculation is performed by a three-stage process. The first
two stages take approximately 600 ns each, and the third stage
takes approximately 300 ns. When the write to a X1, C, or M
register is complete, the calculation process begins. If the write
operation involves the update of a single DAC channel, the user
is free to write to another register provided that the write
operation does not finish until the first stage calculation is
complete, that is, 600 ns after the completion of the first write
operation. If a group of channels is being updated by a single
write operation, the first stage calculation is repeated for each
channel, taking 600 ns per channel. In this case, the user should
not complete the next write operation until this time has elapsed.
PACKET ERROR CHECKING
To verify that data has been received correctly in noisy environ-
ments, the AD5360/AD5361 offer the option of error checking
based on an 8-bit (CRC-8) cyclic redundancy check. The device
controlling the AD5360/AD5361 should generate an 8-bit
checksum using the polynomial C(x) = x8 + x2 + x1 +1. The
checksum is added to the end of the data word, and 32 data bits
are sent to the AD5360/AD5361 before taking SYNC high. If
the AD5360/AD5361 see a 32-bit data frame, they perform the
error check when SYNC goes high. If the checksum is valid, the
data is written to the selected register. If the checksum is invalid,
the data is ignored, the packet error check output (PEC) goes
low, and Bit 3 of the control register is set. After reading the
control register, the error flag is cleared automatically and PEC
goes high again.
0
576
1-
0
29
UPDATE ON SYNC HIGH
UPDATE AFTER SYNC HIGH
ONLY IF ERROR CHECK PASSED
PEC GOES LOW IF
ERROR CHECK FAILS
SCLK
SDI
SYNC
SCLK
SDI
SYNC
PEC
MSB
D23
LSB
D0
MSB
D31
LSB
D8
24-BIT DATA
8-BIT CHECKSUM
D7
D0
24-BIT DATA TRANSFER—NO ERROR CHECKING
24-BIT DATA TRANSFER WITH ERROR CHECKING
Figure 24. SPI Write with and Without Error Checking
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B1M-MU-S | CONVERTER MOD DC/DC 10V 200W |
| VI-JWR-MZ-B1 | CONVERTER MOD DC/DC 7.5V 25W |
| VI-JWL-MZ-B1 | CONVERTER MOD DC/DC 28V 25W |
| DAC8420FS | IC DAC 12BIT QUAD SRL-OUT 16SOIC |
| VI-B1V-MU-S | CONVERTER MOD DC/DC 5.8V 200W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5360BCPZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Channel, 16-/14-Bit, Serial Input, Voltage-Output DAC |
| AD5360BCPZ-REEL7 | 功能描述:IC DAC 16BIT 16CH SERIAL 56LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5360BCPZ-REEL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Channel, 16-/14-Bit, Serial Input, Voltage-Output DAC |
| AD5360BSTZ | 功能描述:IC DAC 16BIT 16CH SERIAL 52-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD5360BSTZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Channel, 16-/14-Bit, Serial Input, Voltage-Output DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。