參數(shù)資料
型號: AD5360BSTZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 19/29頁
文件大?。?/td> 0K
描述: IC DAC 16BIT 16CH SERIAL 52-LQFP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
設(shè)計資源: Automated Calibration Technique That Reduces AD5360 Offset Voltage to Less Than 1 mV (CN0123)
16 Channels of Programmable Output Span Using AD5360 (CN0131)
標(biāo)準(zhǔn)包裝: 1,500
設(shè)置時間: 20µs
位數(shù): 16
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 16
電壓電源: 雙 ±
功率耗散(最大): 245mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 52-LQFP
供應(yīng)商設(shè)備封裝: 52-LQFP(10x10)
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 16 電壓,單極;16 電壓,雙極
采樣率(每秒): *
配用: EVAL-AD5360EBZ-ND - BOARD EVAL FOR AD5360
AD5360/AD5361
Rev. A | Page 25 of 28
Table 16. Address Codes for Data Readback1
F15
F14
F13
F12
F11
F10
F9
F8
F7
Register Read
0
Bit F12 to Bit F7 select channel to be read back,
Channel 0 = 001000 to Channel 15 = 010111
X1A Register
0
1
X1B Register
0
1
0
C Register
0
1
M Register
1
0
1
Control Register
1
0
1
0
OFS0 Data Register
1
0
1
OFS1 Data Register
1
0
1
0
Reserved
1
0
1
0
A/B Select Register 0
1
0
1
A/B Select Register 1
1
0
1
0
Reserved
1
0
1
0
1
Reserved
1
0
1
0
1
0
Reserved
1
0
1
0
1
GPIO Read (Data in F0)2
1 F6 to F0 are don’t cares for the data readback function.
2 F6 to F0 should be 0 for GPIO read.
Table 17. DACs Selected by A/B Select Registers
A/B Select
Register
F7
F6
F5
F4
F3
F2
F1
F0
0
DAC7
DAC6
DAC5
DAC4
DAC3
DAC2
DAC1
DAC0
1
DAC15
DAC14
DAC13
DAC12
DAC11
DAC10
DAC9
DAC8
1 If the bit is 0, Register X2A is selected. If the bit is 1, Register X2B is selected.
POWER SUPPLY DECOUPLING
In any circuit where accuracy is important, careful considera-
tion of the power supply and ground return layout helps to
ensure the rated performance. The printed circuit board on
which the AD5360/AD5361 are mounted should be designed so
that the analog and digital sections are separated and confined
to certain areas of the board. If the AD5360/AD5361 are in a
system where multiple devices require an AGND-to-DGND
connection, the connection should be made at one point only.
The star ground point should be established as close as possible
to the device. For supplies with multiple pins (VSS, VDD, DVCC),
it is recommended to tie these pins together and to decouple
each supply once.
The AD5360/AD5361 should have ample supply decoupling of
10 μF in parallel with 0.1 μF on each supply located as close to
the package as possible, ideally right up against the device. The
10 μF capacitors are the tantalum bead type. The 0.1 μF capaci-
tor should have low effective series resistance (ESR) and effective
series inductance (ESI), such as the common ceramic types that
provide a low impedance path to ground at high frequencies, to
handle transient currents due to internal logic switching.
Digital lines running under the device should be avoided
because these couple noise onto the device. The analog ground
plane should be allowed to run under the AD5360/AD5361 to
avoid noise coupling. The power supply lines of the AD5360/
AD5361 should use as large a trace as possible to provide low
impedance paths and reduce the effects of glitches on the power
supply line. Fast switching digital signals should be shielded
with digital ground to avoid radiating noise to other parts of the
board and should never be run near the reference inputs. It is
essential to minimize noise on all VREFx lines.
Avoid crossover of digital and analog signals. Traces on
opposite sides of the board should run at right angles to each
other. This reduces the effects of feedthrough through the
board. A microstrip technique is by far the best, but this is not
always possible with a double-sided board. In this technique,
the component side of the board is dedicated to the ground
plane, while signal traces are placed on the solder side.
As is the case for all thin packages, care must be taken to avoid
flexing the package and to avoid a point load on the surface of
this package during the assembly process.
POWER SUPPLY SEQUENCING
When the supplies are connected to the AD5360/AD5361, it is
important that the AGND and DGND pins be connected to the
relevant ground plane before the positive or negative supplies
are applied. In most applications, this is not an issue because the
ground pins for the power supplies are connected to the ground
pins of the AD5360/AD5361 via ground planes. Where the
AD5360/AD5361 are used in a hot-swap card, care should be
taken to ensure that the ground pins are connected to the
supply grounds before the positive or negative supplies are
connected. This is required to prevent currents from flowing in
directions other than toward an analog or digital ground.
相關(guān)PDF資料
PDF描述
VE-B4X-MU-S CONVERTER MOD DC/DC 5.2V 200W
AD5360BCPZ-REEL7 IC DAC 16BIT 16CH SERIAL 56LFCSP
MAX4392ESA+ IC OP AMP R-R 8-SOIC
AD7542GKN IC DAC 12BIT MULT CMOS 16-DIP
MAX9552EUD+ IC BUFFER VCOM 14-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5360BSTZ-REEL1 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Channel, 16-/14-Bit, Serial Input, Voltage-Output DAC
AD5361BCPZ 功能描述:IC DAC 14BIT 16CH SERIAL 56LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD5361BCPZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Channel, 16-/14-Bit, Serial Input, Voltage-Output DAC
AD5361BCPZ-REEL7 功能描述:IC DAC 14BIT 16CH SERIAL 56LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD5361BCPZ-REEL71 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Channel, 16-/14-Bit, Serial Input, Voltage-Output DAC