- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8579 > AD5391BCPZ-5-REEL7 (Analog Devices Inc)IC DAC 12BIT 16CHAN 5V 64LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5391BCPZ-5-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 20/44頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT 16CHAN 5V 64LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 產(chǎn)品變化通告： | AD5390/1/2 Redesign Change 16/May/2012 |
| 設(shè)計(jì)資源： | 8 to 16 Channels of Programmable Voltage with Excellent Temperature Drift Performance Using AD5390/1/2 (CN0029) AD5390/91/92 Channel Monitor Function (CN0030) |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 設(shè)置時(shí)間： | 6µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉(zhuǎn)換器數(shù)目： | 16 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 35mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 16 電壓，單極 |
| 采樣率（每秒）： | 167k |
| 配用： | EVAL-AD5391EBZ-ND - BOARD EVALUATION FOR AD5391 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
Data Sheet
AD5390/AD5391/AD5392
Rev. E | Page 27 of 44
I2C SERIAL INTERFACE
The AD5390/AD5391/AD5392 feature an I2C-compatible
2-wire interface consisting of a serial data line (SDA) and a
serial clock line (SCL). SDA and SCL facilitate communication
between the DACs and the master at rates up to 400 kHz.
Figure 6 shows the 2-wire interface timing diagram.
When selecting the I2C operating mode by configuring the
SPI/I2C pin to Logic 0, the device is connected to the I2C bus
as a slave device, that is, no clock is generated by the device.
The AD5390/AD5391/AD5392 have a 7-bit slave address 1010 1
(AD1)(AD0). The five MSBs are hard-coded and the two LSBs
are determined by the state of the AD1 and AD0 pins. The
hardware configuration facility for the AD1 and AD0 pins
allows four of these devices to be configured on the bus.
I2C Data Transfer
One data bit is transferred during each SCL clock cycle. The
data on SDA must remain stable during the high period of the
SCL clock pulse. Changes in SDA while SCL is high are control
signals that configure START and STOP conditions. Both SDA
and SCL are pulled high by the external pull-up resistors when
the I2C bus is not busy.
START and STOP Conditions
A master device initiates communication by issuing a START
condition. A START condition is a high-to-low transition on
SDA with SCL high. A STOP condition is a low-to-high trans-
ition on SDA, while SCL is high. A START condition from the
master signals the beginning of a transmission to the AD539x.
The STOP condition frees the bus. If a repeated START
condition (Sr) is generated instead of a STOP condition, the
bus remains active.
Repeated START Condition
A repeated START (Sr) condition may indicate a change of data
direction on the bus. Sr may be used when the bus master is
writing to several I2C devices and does not want to relinquish
control of the bus.
Acknowledge Bit (ACK)
The acknowledge bit (ACK) is the ninth bit attached to any 8-bit
data-word. An ACK is always generated by the receiving device.
The AD539x devices generate an ACK when receiving an address
or data by pulling SDA low during the ninth clock period.
Monitoring the ACK allows for detection of unsuccessful data
transfers. An unsuccessful data transfer occurs if a receiving
device is busy or if a system fault has occurred. In the event of
an unsuccessful data transfer, the bus master should reattempt
communication.
AD539X Slave Addresses
A bus master initiates communication with a slave device by
issuing a START condition followed by the 7-bit slave address.
When idle, the AD539x device waits for a START condition
followed by its slave address. The LSB of the address word is
the read/write (R/W) bit. The AD539x devices are receive
devices only and R/W = 0 when communicating with them.
After receiving the proper address 1010 1(AD1) (AD0), the
AD539x issues an ACK by pulling SDA low for one clock cycle.
The AD539x has four user-programmable addresses determined
by the AD1 and AD0 bits.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5391BCPZ-5-REEL | IC DAC 12BIT 16CHAN 5V 64-LFCSP |
| VE-25D-MY-B1 | CONVERTER MOD DC/DC 85V 50W |
| VE-25B-MY-B1 | CONVERTER MOD DC/DC 95V 50W |
| VI-BNF-MY-B1 | CONVERTER MOD DC/DC 72V 50W |
| VI-BND-MY-B1 | CONVERTER MOD DC/DC 85V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5391BST-3 | 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 12-bit 52-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16-CHN 3V SINGLE SUPPLY 12-BIT VOUT I.C. - Bulk |
| AD5391BST-3-REEL | 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 12-bit 52-Pin LQFP T/R |
| AD5391BST-5 | 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 12-bit 52-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16-CHN 5V SINGLE SUPPLY 12-BIT VOUT I.C. - Bulk 制造商:Analog Devices 功能描述:IC 12BIT DAC 16CH 5V 5391 LQFP52 |
| AD5391BST-5-REEL | 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 12-bit 52-Pin LQFP T/R |
| AD5391BSTZ-3 | 功能描述:IC DAC 12BIT 16CHAN 3V 52LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。