All input signals are specified with tr = tf = 1 ns (10% to 90%" />
參數(shù)資料
型號: AD5446YRMZ
廠商: Analog Devices Inc
文件頁數(shù): 26/29頁
文件大?。?/td> 0K
描述: IC DAC 14BIT MULTIPLYING 10-MSOP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
設(shè)計資源: Versatile High Precision Programmable Current Sources Using DACs, Op Amps, and MOSFET Transistors (CN0151)
標(biāo)準(zhǔn)包裝: 50
位數(shù): 14
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
功率耗散(最大): 50.5µW
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 10-TFSOP,10-MSOP(0.118",3.00mm 寬)
供應(yīng)商設(shè)備封裝: 10-MSOP
包裝: 管件
輸出數(shù)目和類型: 2 電流,單極;2 電流,雙極
采樣率(每秒): 2.7M
產(chǎn)品目錄頁面: 782 (CN2011-ZH PDF)
配用: EVAL-AD5446EBZ-ND - BOARD EVALUATION FOR AD5446
Data Sheet
AD5444/AD5446
Rev. E | Page 5 of 28
TIMING CHARACTERISTICS
All input signals are specified with tr = tf = 1 ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. VDD = 2.5 V to 5.5 V,
VREF = 10 V, IOUT2 = 0 V, temperature range for Y version: 40°C to +125°C; all specifications TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter1
VDD = 4.5 V to
5.5 V
VDD = 2.5 V to
5.5 V
Unit
Conditions/Comments
fSCLK
50
MHz max
Maximum clock frequency.
t1
20
ns min
SCLK cycle time.
t2
8
ns min
SCLK high time.
t3
8
ns min
SCLK low time.
t4
8
ns min
SYNC falling edge to SCLK active edge setup time.
t5
5
ns min
Data setup time.
t6
4.5
ns min
Data hold time.
t7
5
ns min
SYNC rising edge to SCLK active edge setup time
t8
30
ns min
Minimum SYNC high time.
t9
23
30
ns min
SCLK active edge to SDO valid.
Update Rate
2.7
MSPS
Consists of cycle time, SYNC high time, data setup time and output
voltage settling time.
1 Guaranteed by design and characterization; not subject to production test.
0
45
88
-0
02
t7
t1
t3
t2
t4
t5
t6
DB15
DB0
SCLK
SYNC
SDIN
t8
Figure 2. Standalone Timing Diagram
DB15 (N)
DB0 (N)
DB15
(N + 1)
DB0
(N + 1)
SCLK
SDIN
SDO
NOTES
ALTERNATIVELY, DATA CAN BE CLOCKED INTO INPUT SHIFT REGISTER ON RISING EDGE OF SCLK AS
DETERMINED BY CONTROL BITS. IN THIS CASE, DATA IS CLOCKED OUT OF SDO ON FALLING
EDGE OF SCLK. TIMING AS ABOVE, WITH SCLK INVERTED.
t4
t5
t6
t2
t1
t3
t7
t8
t9
DB15 (N)
DB0 (N)
SYNC
04
58
8-
00
3
Figure 3. Daisy-Chain Timing Diagram
相關(guān)PDF資料
PDF描述
ICS841654AGILFT IC CLOCK GENERATOR 28-TSSOP
VI-B0T-MY-F1 CONVERTER MOD DC/DC 6.5V 50W
VE-J0P-MZ-F3 CONVERTER MOD DC/DC 13.8V 25W
VI-JT1-MZ-F3 CONVERTER MOD DC/DC 12V 25W
AD5060ARJZ-2500RL7 IC DAC 16BIT SPI/SRL SOT23-8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5446YRMZ-RL7 功能描述:IC DAC 14BIT SRL 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散(最大):2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP(4x3) 包裝:管件 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD5447 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface
AD5447YRU 功能描述:IC DAC 12BIT DUAL MULT 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD5447YRU-REEL 功能描述:IC DAC 12BIT DUAL MULT 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散(最大):2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP(4x3) 包裝:管件 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD5447YRU-REEL7 制造商:Analog Devices 功能描述:DAC 2-CH R-2R 12-bit 24-Pin TSSOP T/R 制造商:Analog Devices 功能描述:DAC 2CH R-2R 12-BIT 24TSSOP - Tape and Reel