參數(shù)資料
型號: AD5450YUJZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 17/28頁
文件大?。?/td> 0K
描述: IC DAC 8BIT MULT 50MHZ TSOT23-8
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
設(shè)計資源: Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052)
Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053)
AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054)
Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055)
標(biāo)準(zhǔn)包裝: 1
位數(shù): 8
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: SOT-23-8 薄型,TSOT-23-8
供應(yīng)商設(shè)備封裝: TSOT-23-8
包裝: 標(biāo)準(zhǔn)包裝
輸出數(shù)目和類型: 1 電流,單極;1 電流,雙極
采樣率(每秒): 2.7M
產(chǎn)品目錄頁面: 782 (CN2011-ZH PDF)
其它名稱: AD5450YUJZ-REEL7DKR
AD5450/AD5451/AD5452/AD5453
Data Sheet
Rev. G | Page 24 of 28
MICROWIRE-to-AD5450/AD5451/AD5452/AD5453
Interface
Figure 62 shows an interface between the DAC and any
MICROWIRE-compatible device. Serial data is shifted out
upon the falling edge of the serial clock, SK, and is clocked into
the DAC input shift register upon the rising edge of SK, which
corresponds to the falling edge of the DAC’s SCLK.
SCLK
SK
MICROWIRE*
SYNC
CS
SDIN
SO
AD5450/AD5451/
AD5452/AD5453*
*ADDITIONAL PINS OMITTED FOR CLARITY
04587-106
Figure 62. MICROWIRE-to-AD5450/AD5451/AD5452/AD5453 Interface
PIC16C6x/PIC16C7x-to-
AD5450/AD5451/AD5452/AD5453 Interface
The PIC16C6x/PIC16C7x synchronous serial port (SSP) is
configured as an SPI master with the clock polarity bit (CKP) = 0.
This is done by writing to the synchronous serial port control
register (SSPCON); see the PIC16/PIC17 Microcontroller
User Manual.
In this example, I/O Port RA1 is used to provide a SYNC signal
and enable the serial port of the DAC. This microcontroller
transfers only eight bits of data during each serial transfer
operation; therefore, two consecutive write operations are
required. Figure 63 shows the connection diagram.
SCLK
SCK/RC3
PIC16C6x/PIC16C7x*
SYNC
RA1
SDIN
SDI/RC4
AD5450/AD5451/
AD5452/AD5453*
*ADDITIONAL PINS OMITTED FOR CLARITY
04587-
107
Figure 63. PIC16C6x/7x-to-AD5450/AD5451/AD5452/AD5453 Interface
PCB LAYOUT AND POWER SUPPLY DECOUPLING
In any circuit where accuracy is important, careful consideration
of the power supply and ground return layout helps to ensure
the rated performance. The printed circuit board on which a
AD5450/AD5451/AD5452/AD5453 DAC is mounted should be
designed so that the analog and digital sections are separated
and confined to certain areas of the board. If the DAC is in a
system where multiple devices require an AGND-to-DGND
connection, the connection should be made at one point only.
The star ground point should be established as close as possible
to the device.
These DACs should have ample supply bypassing of 10 F in
parallel with 0.1 F on the supply located as close to the package
as possible, ideally right up against the device. The 0.1 F
capacitor should have low effective series resistance (ESR) and
low effective series inductance (ESI), like the common ceramic
types that provide a low impedance path to ground at high
frequencies, to handle transient currents due to internal logic
switching. Low ESR 1 F to 10 F tantalum or electrolytic
capacitors should also be applied at the supplies to minimize
transient disturbance and filter out low frequency ripple.
Components, such as clocks, that produce fast switching signals
should be shielded with a digital ground to avoid radiating noise
to other parts of the board, and they should never be run near
the reference inputs.
Avoid crossover of digital and analog signals. Traces on opposite
sides of the board should run at right angles to each other. This
reduces the effects of feedthrough through the board. A microstrip
technique is the best solution, but its use is not always possible
with a double-sided board. In this technique, the component
side of the board is dedicated to the ground plane and signal
traces are placed on the solder side.
It is good practice to employ compact, minimum lead length
PCB layout design. Leads to the input should be as short as
possible to minimize IR drops and stray inductance.
The PCB metal traces between VREF and RFB should also be
matched to minimize gain error. To optimize high frequency
performance, the I-to-V amplifier should be located as close to
the device as possible.
相關(guān)PDF資料
PDF描述
VI-J7K-MZ-F3 CONVERTER MOD DC/DC 40V 25W
ICS601R-25LFT IC CLOCK MULTIPLIER 1:5 20-SSOP
ICS601G-21LFT IC CLOCK MULTIPLIER 16-TSSOP
ICS525R-03ILFT IC CLOCK USER CONFIG 28-SSOP
ICS843SDNAGLFT IC GENERATOR FEMTOCLOCK 8TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5451 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface
AD5451YUJ 制造商:Analog Devices 功能描述:DAC 1CH R-2R 10-BIT 8PIN TSOT - Bulk
AD5451YUJ-REEL 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 8-Pin TSOT T/R
AD5451YUJ-REEL7 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 8-Pin TSOT T/R 制造商:Rochester Electronics LLC 功能描述:
AD5451YUJZ 制造商:Analog Devices 功能描述:IC,CMOS 10-bit DAC,AD5451YUJZ