- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8584 > AD5570ARS-REEL (Analog Devices Inc)IC DAC 16BIT SRL IN/VOUT 16-SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5570ARS-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 9/24頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT SRL IN/VOUT 16-SSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 設(shè)置時(shí)間： | 12µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 雙 ± |
| 功率耗散（最大）： | 150mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SSOP |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 1 電壓，雙極 |
| 采樣率（每秒）： | 83k |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD5570
Rev. C | Page 17 of 24
TRANSFER FUNCTION
Table 6 shows the ideal input code to the output voltage rela-
tionship for the AD5570.
Table 6. Binary Code Table
Digital Input
MSB
LSB
Analog Output (VOUT)
1111
+2 VREF × (32,767/32,768)
1000
0000
0001
+2 VREF × (1/32,768)
1000
0000
0 V
0111
1111
2 VREF × (1/32,768)
0000
2 VREF
The output voltage expression is given by
]
65536
/
[
4
2
D
V
REFIN
OUT
×
+
=
where:
D
is the decimal equivalent of the code loaded to the DAC.
VREFIN
is the reference voltage available at the REFIN pin.
CLEAR (CLR)
CLR is an active low digital input that allows the output to be
cleared to 0 V. When the CLR signal is brought back high, the
output stays at 0 V until LDAC is brought low. The relationship
between LDAC and CLR is explained further in
Table 7. Relationships Among PD, CLR, and LDAC
PD
CLR
LDAC
Comments
0
x
PD has priority over LDAC and CLR. The
output remains at 0 V through an internal
20 kΩ resistor. It is still possible to address
both the input register and DAC register
when the AD5570 is in power-down.
1
0
Data is written to the input register and
DAC register. CLR has higher priority over
LDAC; therefore, the output is at 0 V.
1
0
1
Data is written to the input register only.
The output is at 0 V and remains at 0 V
when CLR is taken back high.
1
0
Data is written to the input register and the
DAC register. The output is driven to the
DAC level.
1
Data is written to the input register only.
The output of the DAC register is unchanged.
POWER-DOWN (PD)
The power-down pin allows the user to place the AD5570 into
a power-down mode. In power-down mode, power consump-
tion is at a minimum; the device typically consumes only 16 μA.
POWER-ON RESET
The AD5570 contains a power-on reset circuit that controls the
output during power-up and power-down. This is useful in appli-
cations where the known state of the output of the DAC during
power-up is important. On power-up and power-down, the output
of the DAC and VOUT, is held at AGND.
SERIAL DATA OUTPUT (SDO)
The SDO is the internal shift registers output. For the AD5570,
SDO is an internal pull-down only; an external pull-up resistor
of ~5 kΩ to external logic high is required. SDO pull-down is
disabled when the device is in power-down, thus saving current.
The availability of SDO allows any number of AD5570s to be
daisy-chained together. It also allows for the contents of the DAC
register, or any number of DACs daisy-chained together, to be
read back for diagnostic purposes.
Daisy Chaining
This mode of operation is designed for multi DAC systems,
where several AD5570s can be connected in cascade as shown
in Figure 38. This is done by connecting the control inputs in
parallel and then daisy-chaining the SDIN and SDO I/Os of
each device. An external pull-up resistor of ~5 kΩ on SDO is
required when using the part in daisy-chain mode.
As described earlier, when SYNC goes low, serial data on SDIN
is shifted into the input shift register on the falling edge of SCLK.
If more than 16 clock pulses are applied, the data ripples out of
the shift resister and appears on the SDO line. By connecting
this line to the SDIN input on the next AD5570 in the chain, a
multi DAC interface can be constructed.
One data transfer cycle of 16 SCLK pulses is required for each
DAC in the system. Therefore, the total number of clock cycles
must equal 16 N, where N is the total number of devices in the
chain. The first data transfer cycle written into the chain appears at
the last DAC in the system on the final data transfer cycle.
When the serial transfer to all devices is complete, take SYNC high.
This prevents any further data from being clocked into the devices.
A continuous SCLK source can be used if SYNC is held low
for the correct number of clock cycles. Alternatively, a burst
clock containing the exact number of clock cycles can be used
and SYNC is taken high some time later. The outputs of all the
DACs in the system can be updated simultaneously using the
LDAC signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8146ACPZ-R2 | IC DRIVER TRPL DIFF VID 24LFCSP |
| AD7543JN | IC DAC 12BIT SRL INP MULT 16-DIP |
| VE-B4Y-MY-B1 | CONVERTER MOD DC/DC 3.3V 33W |
| AD8582AR | IC DAC 12BIT DUAL 5V 24-SOIC |
| VE-B4Y-MX-B1 | CONVERTER MOD DC/DC 3.3V 49.5W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5570ARS-REEL7 | 功能描述:IC DAC 16BIT SRL IN/VOUT 16-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD5570ARSZ | 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5570ARSZ-REEL | 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5570ARSZ-REEL7 | 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5570BRS | 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。