- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8988 > AD5624BRMZ (Analog Devices Inc)IC DAC NANO 12BIT QUAD 10-MSOP PDF資料下載
參數(shù)資料
| 型號： | AD5624BRMZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC NANO 12BIT QUAD 10-MSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 系列： | nanoDAC™ |
| 設(shè)置時間： | 3µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 10-MSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 4 電壓，單極；4 電壓，雙極 |
| 采樣率（每秒）： | 287k |
| 產(chǎn)品目錄頁面： | 783 (CN2011-ZH PDF) |
AD5624/AD5664
Rev. 0 | Page 16 of 24
INPUT SHIFT REGISTER
The input shift register is 24 bits wide The first two bits are
don’t care bits. The next three bits are the Command bits, C2 to
C0 (see Table 7), followed by the 3-bit DAC address, A2 to A0
(see Table 8), and then the 16-, 12-bit data-word. The data-word
comprises the 16-, 12- bit input code followed by 0 or 4 don’t
care bits for the AD5664 and AD5624 respectively (see Figure
31 and Figure 32). These data bits are transferred to the DAC
register on the 24th falling edge of SCLK.
Table 7. Command Definition
C2
C1
C0
Command
0
Write to input register n
0
1
Update DAC register n
0
1
0
Write to input register n, update all
(software LDAC)
0
1
Write to and update DAC channel n
1
0
Power down DAC (power-up)
1
0
1
Reset
1
0
Load LDAC register
1
Reserved
Table 8. Address Command
A2
A1
A0
ADDRESS (n)
0
DAC A
0
1
DAC B
0
1
0
DAC C
0
1
DAC D
1
All DACs
SYNC INTERRUPT
In a normal write sequence, the SYNC line is kept low for at least
24 falling edges of SCLK, and the DAC is updated on the 24th
falling edge. However, if SYNC is brought high before the 24
th
falling edge, then this acts as an interrupt to the write sequence.
The input shift register is reset and the write sequence is seen as
invalid. Neither an update of the DAC register contents nor a
change in the operating mode occurs (see Figure 33).
POWER-ON RESET
The AD5624/AD5664 family contains a power-on reset circuit
that controls the output voltage during power-up. The AD5624/
AD5664 DAC outputs power up to 0 V and the output remains
there until a valid write sequence is made to the DAC. This is
useful in applications where it is important to know the state of
the output of the DAC while it is in the process of powering up.
X
C2
C1
C0
A2
A1
A0
D15 D14 D13 D12 D11 D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
DB23 (MSB)
DB0 (LSB)
COMMAND BITS
ADDRESS BITS
DATA BITS
05
94
3-
03
4
Figure 31. AD5664 Input Shift Register Contents
X
C2
C1
C0
A2
A1
A0
XXX
X
D11 D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
DB23 (MSB)
DB0 (LSB)
COMMAND BITS
ADDRESS BITS
DATA BITS
05
94
3-
03
5
Figure 32. AD5624 Input Shift Register Contents
DIN
DB23
DB0
VALID WRITE SEQUENCE, OUTPUT UPDATES
ON THE 24TH FALLING EDGE
SYNC
SCLK
INVALID WRITE SEQUENCE:
SYNC HIGH BEFORE 24TH FALLING EDGE
05
94
3-
0
36
Figure 33. SYNC Interrupt Facility
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS87004AGLFT | IC CLOCK GEN ZD 1:4 24-TSSOP |
| VI-J4J-MZ-F2 | CONVERTER MOD DC/DC 36V 25W |
| VI-BNP-MV-F4 | CONVERTER MOD DC/DC 13.8V 150W |
| VI-BNP-MV-F3 | CONVERTER MOD DC/DC 13.8V 150W |
| AD5318ARUZ | IC DAC 10BIT OCTAL W/BUF 16TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5624BRMZ | 制造商:Analog Devices 功能描述:12BIT DAC NANO QUAD SMD MSOP10 |
| AD5624BRMZ | 制造商:Analog Devices 功能描述:D/A Converter (D-A) IC |
| AD5624BRMZ-REEL7 | 功能描述:IC DAC 12BIT QUAD 10 MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5624R | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 12-/14-/16-Bit nanoDACs with 5 ppm/C On-Chip Reference |
| AD5624RBCPZ-3R2 | 功能描述:IC DAC NANO 12BIT 1.25V 10-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。