參數(shù)資料
型號(hào): AD5724AREZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 17/32頁
文件大?。?/td> 0K
描述: IC DAC 12BIT DSP/SRL 24TSSOP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
設(shè)計(jì)資源: Software Configurable 12-Bit Quad Channel Unipolar/Bipolar Voltage Output Using AD5724 (CN0088)
標(biāo)準(zhǔn)包裝: 1,000
設(shè)置時(shí)間: 10µs
位數(shù): 12
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 4
電壓電源: 模擬和數(shù)字,雙 ±
功率耗散(最大): 310mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-TSSOP(0.173",4.40mm)裸露焊盤
供應(yīng)商設(shè)備封裝: 24-TSSOP 裸露焊盤
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 4 電壓,單極;4 電壓,雙極
采樣率(每秒): 100k
AD5724/AD5734/AD5754
Rev. D | Page 24 of 32
INPUT SHIFT REGISTER
The input shift register is 24 bits wide and consists of a read/write bit (R/W), a reserved bit (zero) that must always be set to 0, three
register select bits (REG0, REG1, REG2), three DAC address bits (A2, A1, A0), and 16 data bits (data). The register data is clocked in MSB
first on the SDIN pin.
shows the register format and
describes the function of each bit in the register. All registers are
read/write registers.
Table 16. Input Register Format
MSB
LSB
DB23
DB22
DB21
DB20
DB19
DB18
DB17
DB16
DB15 to DB0
R/W
Zero
REG2
REG1
REG0
A2
A1
A0
Data
Table 17. Input Register Bit Functions
Bit Mnemonic
Description
R/W
Indicates a read from or a write to the addressed register.
REG2, REG1, REG0
Used in association with the address bits to determine if a write operation is to the DAC register, the output range
select register, the power control register, or the control register.
REG2
REG1
REG0
Function
0
DAC register
0
1
Output range select register
0
1
0
Power control register
0
1
Control register
A2, A1, A0
These DAC address bits are used to decode the DAC channels.
A2
A1
A0
Channel Address
0
DAC A
0
1
DAC B
0
1
0
DAC C
0
1
DAC D
1
0
All four DACs
DB15 to DB0
Data bits.
DAC REGISTER
The DAC register is addressed by setting the three REG bits to 000. The DAC address bits select the DAC channel where the data transfer
is to take place (see Table 17). The data bits are in positions DB15 to DB0 for the AD5754 (see Table 18), DB15 to DB2 for the AD5734
(see Table 19), and DB15 to DB4 for the AD5724 (see Table 20).
Table 18. Programming the AD5754 DAC Register
MSB
LSB
R/W
Zero
REG2
REG1
REG0
A2
A1
A0
DB15 to DB0
0
DAC address
16-bit DAC data
Table 19. Programming the AD5734 DAC Register
MSB
LSB
R/W
Zero
REG2
REG1
REG0
A2
A1
A0
DB15 to DB2
DB1
DB0
0
DAC address
14-bit DAC data
X
Table 20. Programming the AD5724 DAC Register
MSB
LSB
R/W
Zero
REG2
REG1
REG0
A2
A1
A0
DB15 to DB4
DB3
DB2
DB1
DB0
0
DAC address
12-bit DAC data
X
相關(guān)PDF資料
PDF描述
IDT49FCT3805SO8 IC CLK BUFFER 1:5 100MHZ 20-SOIC
DAC8143FSZ-REEL IC DAC 12BIT DAISYCHAIN 16SOIC
AD9762ARZRL IC DAC 12BIT 125MSPS 28-SOIC
VI-J0K-MX-B1 CONVERTER MOD DC/DC 40V 75W
VI-J0J-MX-B1 CONVERTER MOD DC/DC 36V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5724R 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Quad, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar Voltage Output DACs
AD5724RBREL 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Quad, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar Voltage Output DACs
AD5724RBREZ 功能描述:IC DAC 12BIT DSP/SRL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
AD5724RBREZ-REEL7 功能描述:IC DAC 12BIT DSP/SRL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD5724REZ 制造商:Analog Devices 功能描述:- Rail/Tube