參數(shù)資料
型號(hào)： AD5724RBREZ-REEL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 15/32頁(yè)
文件大?。?/td> 0K
描述： IC DAC 12BIT DSP/SRL 24TSSOP
產(chǎn)品培訓(xùn)模塊： Data Converter Fundamentals
DAC Architectures
設(shè)計(jì)資源： Software Configurable 12-Bit Quad Channel Unipolar/Bipolar Voltage Output Using AD5724R (CN0085)
標(biāo)準(zhǔn)包裝： 1,000
設(shè)置時(shí)間： 10µs
位數(shù)： 12
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 4
電壓電源： 模擬和數(shù)字，雙 ±
功率耗散（最大）： 310mW
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 24-TSSOP（0.173"，4.40mm）裸露焊盤
供應(yīng)商設(shè)備封裝： 24-TSSOP 裸露焊盤
包裝： 帶卷 (TR)
輸出數(shù)目和類型： 4 電壓，單極；4 電壓，雙極
采樣率（每秒）： *
AD5724R/AD5734R/AD5754R
Rev. E | Page 22 of 32
LOAD DAC (LDAC)
CONFIGURING THE AD5724R/AD5734R/AD5754R
When the power supplies are applied to the AD5724R/
AD5734R/ AD5754R, the power-on reset circuit ensures that
all registers default to 0. This places all channels and the internal
reference in power-down mode. The DVCC should be brought
high before any of the interface lines are powered. If this is not
done, the first write to the device may be ignored. The first
communication to the AD5724R/AD5734R/AD5754R should
be to set the required output range on all channels (the default
range is the 5 V unipolar range) by writing to the output range
select register. The user should then write to the power-control
register to power-on the required channels and the internal
reference, if required. If an external reference source is being
used, the internal reference must remain in power-down mode.
To program an output value on a channel, that channel must first
be powered up; any writes to a channel while it is in power-down
mode are ignored. The AD5724R/AD5734R/AD5754R operate
with a wide power supply range. It is important that the power
supply applied to the parts provide adequate headroom to support
the chosen output ranges.
After data has been transferred into the input register of the
DACs, there are two ways to update the DAC registers and DAC
outputs. Depending on the status of both SYNC and LDAC, one
of two update modes is selected: individual DAC updating or
simultaneous updating of all DACs.
SYNC
SCLK
VOUTx
DAC
REGISTER
INTERFACE
LOGIC
OUTPUT
AMPLIFIER
LDAC
SDO
SDIN
VREFIN
INPUT
REGISTER
12-/14-/16-BIT
DAC
06
46
5-
0
09
Figure 47. Simplified Diagram of Input Loading Circuitry for One DAC
Individual DAC Updating
TRANSFER FUNCTION
In this mode, LDAC is held low while data is clocked into the
input shift register. The addressed DAC output is updated on
the rising edge of SYNC.
Table 8 to Table 16 show the relationships of the ideal input code
to output voltage for the AD5754R, AD5734R, and AD5724R for
all output voltage ranges. For unipolar output ranges, the data
coding is straight binary. For bipolar output ranges, the data
coding is user selectable via the BIN/2sCOMP pin and can be
either offset binary or twos complement.
Simultaneous Updating of All DACs
In this mode, LDAC is held high while data is clocked into the
input shift register. All DAC outputs are asynchronously updated
by taking LDAC low after SYNC has been taken high. The
update now occurs on the falling edge of LDAC.
For a unipolar output range, the output voltage expression is
given by
ASYNCHRONOUS CLEAR (CLR)
×
=
N
REFIN
OUT
D
Gain
V
2
CLR is an active low clear that allows the outputs to be cleared
to either zero-scale code or midscale code. The clear code value
is user selectable via the CLR select bit of the control register
(see the
section). It is necessary to keep
CLR
low for a minimum amount of time to complete the operation
(see
). When the
CLR signal is returned high, the output
remains at the cleared value until a new value is programmed.
The outputs cannot be updated with a new value while the CLR
pin is low. A clear operation can also be performed via the clear
command in the control register.
For a bipolar output range, the output voltage expression is given by
2
REFIN
N
REFIN
OUT
V
Gain
D
Gain
V
×
×
=
where:
D
is the decimal equivalent of the code loaded to the DAC.
N
is the bit resolution of the DAC.
VREFIN
is the reference voltage applied at the REFIN pin.
Gain
is an internal gain the value of which depends on the
output range selected by the user as shown in Table 7.
Table 7. Internal Gain Values
Output Range (V)
Gain Value
+5
2
+10
4
+10.8
4.32
±5
4
±10
8
±10.8
8.64
相關(guān)PDF資料
PDF描述
AD7541AKR IC DAC 12BIT MULT MONO 18-SOIC
VI-2WD-IV-F3 CONVERTER MOD DC/DC 85V 150W
AD7243BRZ-REEL IC SRL DAC 12BIT LC2MOS 16-SOIC
VI-2WD-IV-F2 CONVERTER MOD DC/DC 85V 150W
AD5421BREZ IC DAC 16BIT 1.8-12V 28TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5724REZ 制造商:Analog Devices 功能描述:- Rail/Tube
AD5725 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 12-Bit Serial Input Unipolar/Bipolar Voltage Output DAC
AD5725ARSZ 制造商:Analog Devices 功能描述:DAC 4-CH R-2R 12-BIT 28SSOP - Bulk
AD5725ARSZ-1500RL7 功能描述:IC DAC 12BIT QUAD PAR 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF)
AD5725ARSZ-1REEL 功能描述:IC DAC 12BIT QUAD PAR 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:*
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*