- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8610 > AD5726YRWZ-REEL (Analog Devices Inc)IC DAC 12BIT QUAD SERIAL 16-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD5726YRWZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT QUAD SERIAL 16-SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | iCMOS® |
| 設(shè)置時間： | 9µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 雙 ± |
| 功率耗散（最大）： | 30mW 單極；240mW 雙極 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電壓，單極；4 電壓，雙極 |
Data Sheet
AD5726
Rev. C | Page 17 of 20
MICROPROCESSOR INTERFACING
Microprocessor interfacing to the AD5726 is via a serial bus
that uses standard protocol compatible with microcontrollers
and DSP processors. The communications channel is a 3-wire
interface (minimum) consisting of a clock signal, a data signal,
and a synchronization signal. The AD5726 requires a 16-bit
data-word with data valid on the falling edge of SCLK.
For all the interfaces, the DAC output update can be done
automatically when all the data is clocked in, or it can be
done under the control of LDAC.
MC68HC11 Interface
Figure 30 shows an example of a serial interface between the
AD5726 and the MC68HC11 microcontroller. The serial
peripheral interface (SPI) on the MC68HC11 is configured for
master mode (MSTR = 1); clock polarity bit (CPOL = 0), and
the clock phase bit (CPHA = 1). The SPI is configured by writing
to the SPI control register (SPCR); see the 68HC11 User Manual.
SCK of the MC68HC11 drives the SCLK of the AD5726, the
MOSI output drives the serial data line (SDIN) of the AD5726.
The CS is driven from one of the port lines, in this case, PC7.
When data is being transmitted to the AD5726, the CS line
(PC7) is taken low and data is transmitted MSB first. Data
appearing on the MOSI output is valid on the falling edge of
SCK. Eight falling clock edges occur in the transmit cycle; thus,
to load the required 16-bit word, PC7 is not brought high until
the second 8-bit word has been transferred to the input shift
register of the DAC.
SDIN
MOSI
SCLK
SCK
CS
PC7
AD5726*
MC68HC11*
*ADDITIONAL PINS OMITTED FOR CLARITY.
0
64
69
-02
8
Figure 30. MC68HC11 to AD5726 Interface
8xC51 Interface
The AD5726 requires a clock synchronized to the serial data.
For this reason, the 8xC51 must be operated in Mode 0. In this
mode, serial data is transferred through RxD, and a shift clock
is output on TxD.
P3.3 and P3.4 are bit-programmable pins on the serial port and
are used to drive CS and LDAC, respectively. The 8Cx51 provides
the LSB of its SBUF register as the first bit in the data stream. The
user must ensure that the data in the SBUF register is arranged
correctly because the DAC expects MSB first. When data is to
be transmitted to the DAC, P3.3 is taken low. Data on RxD is
clocked out of the microcontroller on the rising edge of TxD
and is valid on the falling edge. As a result, no glue logic is
required between this DAC and the microcontroller interface.
The 8xC51 transmits data in 8-bit bytes with only eight falling
clock edges occurring in the transmit cycle. Because the DAC
expects a 16-bit word, CS (P3.3) must be left low after the first
eight bits are transferred. After the second byte has been trans-
ferred, the P3.3 line is taken high. The DAC can be updated
using LDAC via P3.4 of the 8xC51.
SDIN
RxD
SCLK
TxD
CS
P3.3
LDAC
P3.4
AD5726*
8xC51*
*ADDITIONAL PINS OMITTED FOR CLARITY.
0
64
69
-02
9
Figure 31. 8xC51 to AD5726 Interface
PIC16C6x/PIC16C7x Interface
The PIC16C6x/PIC16C7x synchronous serial port (SSP) is
configured as an SPI master with the clock polarity bit set to 0.
This is accomplished by writing to the synchronous serial port
control register (SSPCON). See the PIC16/17 Microcontroller
User Manual. In this example, I/O Port RA1 is used to pulse CS
and enable the serial port of the AD5726. This microcontroller
transfers only eight bits of data during each serial transfer opera-
tion; therefore, two consecutive write operations are needed.
Figure 32 shows the connection diagram.
SDIN
SDO/RC5
SCLK
SCLK/RC3
CS
RA1
AD5726*
PIC16C6x/
PIC16C7x*
*ADDITIONAL PINS OMITTED FOR CLARITY.
0
64
69
-03
0
Figure 32. PIC16C6x/PIC16C7x to AD5726 Interface
Blackfin DSP Interface
Analog Devices Blackfin DSP. The Blackfin processor has an
integrated SPI port that can be connected directly to the SPI
pins of the AD5726. It also has programmable I/O pins that can
be used to set the state of a digital input such as the LDAC pin.
CS
SPISELx
SCLK
SCK
SDIN
MOSI
LDAC
PF10
AD5726*
ADSP-BF531
*ADDITIONAL PINS OMITTED FOR CLARITY.
06
46
9-
0
31
Figure 33. Blackfin DSP to AD5726 Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B4F-MV-B1 | CONVERTER MOD DC/DC 72V 150W |
| LTC2615CGN-1#PBF | IC DAC 14BIT R-R OCT 16SSOP |
| VI-B4D-MV-B1 | CONVERTER MOD DC/DC 85V 150W |
| LTC2615CGN#PBF | IC DAC 14BIT R-R OCT 16SSOP |
| VI-B4B-MV-B1 | CONVERTER MOD DC/DC 95V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5726YRWZ-REEL7 | 功能描述:IC DAC 12BIT QUAD SERIAL 16-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD572AD | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:12-BIT ADC IC - Bulk 制造商:AD 功能描述:_ |
| AD572B | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-BIT SUCCESSIVE APPROXIMATION INTEGRATED CIRCUIT A/D CONVERTER |
| AD572BD | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD572S | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-BIT SUCCESSIVE APPROXIMATION INTEGRATED CIRCUIT A/D CONVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。