- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362098 > AD662BQ 12-Bit Digital-to-Analog Converter PDF資料下載
參數(shù)資料
| 型號： | AD662BQ |
| 英文描述： | 12-Bit Digital-to-Analog Converter |
| 中文描述： | 12位數(shù)字到模擬轉(zhuǎn)換器 |
| 文件頁數(shù)： | 28/40頁 |
| 文件大?。?/td> | 927K |
| 代理商： | AD662BQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
REV. A
AD6624
–28–
Table VIII. Channel Address Memory Map (continued)
Ch Address
Register
Bit Width
Comments
A5
A6
A7
A8
BIST Signature for I Path
BIST Signature for Q Path
# of BIST Outputs to Accumulate
RAM BIST Control Register
16
16
20
3
BIST-I
BIST-Q
19–0: # of Outputs (Counter Value Read)
2:
D-RAM Fail/Pass
1:
C-RAM Fail/Pass
0:
RAM BIST Enable
9:
Map RCF Data to BIST Registers
8–7:
I_SDFS Control
1x:
Separate I and Q SDFS Pulses
01:
SDFS High for Entire Frame
00:
Single SDFS Pulse
6–5:
SOWL
1x:
24-Bit Words
01:
16-Bit Words
00:
12-Bit Words
4:
SBMx
3–0:
SDIVx[3:0]
A9
Serial Port Control Register
10
SCLK
SDI
DATA
t
SSI
t
HSI
Figure 39. Serial Input Data Timing Requirements
SCLK
SDO
I
15
I
14
t
DSDO
I
13
Figure 40. Serial Output Data Switching Characteristics
SCLK
SDFS
t
SSF
t
HSF
Figure 41. SDFS Timing Requirements (SBM = 0)
SDO
I
MSB
SDFS
SCLK
t
DSO
I
MSB1
SDFS MINIMUM
WIDTH IS ONE SCLK
FIRST DATA IS AVAILABLE THE FIRST
RISING SCLK AFTER SDFS GOES HIGH
Figure 42. Timing for Serial Output Port (SBM = 1)
SCLK
SDFS
SDFE
t
DSDFS
t
DSDFE
Figure 43. Serial Frame Switching Characteristics (SBM = 1)
SCLK
SDO
SDFE
t
DSDO
t
DSDFE
Q
1
Q
0
I
14
I
15
Figure 44. SDO, SDFE Switching Characteristics
SBM0
SBM0 is the Serial Bus Master pin for the Channel 0 Serial Port
only. Serial Ports 1, 2, and 3 will always default to Serial Slave
mode but can be programmed as masters in the internal register
space. The SBM0 pin gives the user the option to boot the
AD6624 through Serial Port 0 as a master. When SBM0 is high
(master mode), the AD6624 generates SCLK0 and SDFS0.
When SBM0 is low (slave mode), the AD6624 accepts external
SCLK0 and SDFS0 signals. When configured as a bus master,
the SCLK0 signal can be used to strobe data into the DSP inter-
face. When used with another AD6624 in Serial Cascade mode,
SCLK0 can be taken from the master AD6624 and used to shift
data out from the cascaded device. In this situation, SDFS of
the slave AD6624 channel is connected to the SDFE pin of the
master AD6624 channel (or the preceding chip in the chain).
When an AD6624 is in Serial Slave mode, all of the serial port
activities are controlled by the external signals SCLK and SDFS.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD662JN | 12-Bit Digital-to-Analog Converter |
| AD662KN | 12-Bit Digital-to-Analog Converter |
| AD662SQ | 12-Bit Digital-to-Analog Converter |
| AD662TQ | 12-Bit Digital-to-Analog Converter |
| AD667JCHIPS | 12-Bit Digital-to-Analog Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD662JN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter |
| AD662KN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter |
| AD662SQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter |
| AD662TQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter |
| AD6630 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential, Low Noise IF Gain Block with Output Clamping |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。