參數(shù)資料
型號: AD662JN
英文描述: 12-Bit Digital-to-Analog Converter
中文描述: 12位數(shù)字到模擬轉(zhuǎn)換器
文件頁數(shù): 5/40頁
文件大?。?/td> 927K
代理商: AD662JN
REV. A
AD6624
–5–
MICROPROCESSOR PORT TIMING CHARACTERISTICS
1, 2
Test
Level
AD6624AS
Typ
Parameter (Conditions)
Temp
Min
Max
Unit
MICROPROCESSOR PORT, MODE INM (MODE = 0)
MODE INM Write Timing
:
t
SC
t
HC
t
HWR
t
SAM
t
HAM
t
DRDY
t
ACC
MODE INM Read Timing
:
t
SC
t
HC
t
SAM
t
HAM
t
DRDY
t
ACC
MICROPROCESSOR PORT, MODE MNM (MODE = 1)
Control
3
to
CLK Setup Time
Control
3
to
CLK Hold Time
WR(
RW
)
to RDY(
DTACK
) Hold Time
Address/Data to
WR
(RW) Setup Time
Address/Data to RDY(
DTACK
) Hold Time
WR
(RW) to RDY(
DTACK
) Delay
WR
(RW) to RDY(
DTACK
) High Delay
Full
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
IV
5.5
1.0
8.0
–0.5
7.0
4.0
4
×
t
CLK
ns
ns
ns
ns
ns
ns
ns
5
×
t
CLK
9
×
t
CLK
Control
3
to
CLK Setup Time
Control
3
to
CLK Hold Time
Address to
RD
(
DS
) Setup Time
Address to Data Hold Time
RD
(
DS
) to RDY(
DTACK
) Delay
RD
(
DS
) to RDY(
DTACK
) High Delay
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
4.0
2.0
0.0
7.0
4.0
8
×
t
CLK
ns
ns
ns
ns
ns
ns
10
×
t
CLK
13
×
t
CLK
MODE MNM Write Timing
:
t
SC
t
HC
t
HDS
t
HRW
t
SAM
t
HAM
t
ACC
MODE MNM Read Timing
:
t
SC
t
HC
t
SAM
t
HAM
t
ZD
t
ACC
Control
3
to
CLK Setup Time
Control
3
to
CLK Hold Time
DS
(
RD
) to
DTACK
(RDY) Hold Time
RW(
WR
) to
DTACK
(RDY) Hold Time
Address/Data to RW(
WR
) Setup Time
Address/Data to RW(
WR
) Hold Time
RW(
WR
) to
DTACK
(RDY) Low Delay
Full
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
IV
5.5
1.0
8.0
8.0
–0.5
7.0
4
×
t
CLK
ns
ns
ns
ns
ns
ns
ns
5
×
t
CLK
9
×
t
CLK
Control
3
to
CLK Setup Time
Control
3
to
CLK Hold Time
Address to
DS
(
RD
) Setup Time
Address to Data Hold Time
Data Three-State Delay
DS
(
RD
) to
DTACK
(RDY) Low Delay
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
4.0
2.0
8.0
0.0
7.0
8
×
t
CLK
ns
ns
ns
ns
ns
ns
10
×
t
CLK
13
×
t
CLK
NOTES
1
All Timing Specifications valid over VDD range of 2.375 V to 2.675 V and VDDIO range of 3.0 V to 3.6 V.
2
C
= 40 pF on all outputs unless otherwise specified.
3
Specification pertains to control signals: RW, (
WR
),
DS
, (
RD
),
CS
.
Specifications subject to change without notice.
相關(guān)PDF資料
PDF描述
AD662KN 12-Bit Digital-to-Analog Converter
AD662SQ 12-Bit Digital-to-Analog Converter
AD662TQ 12-Bit Digital-to-Analog Converter
AD667JCHIPS 12-Bit Digital-to-Analog Converter
AD667JP-REEL 12-Bit Digital-to-Analog Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD662KN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter
AD662SQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter
AD662TQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter
AD6630 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential, Low Noise IF Gain Block with Output Clamping
AD6630AR 功能描述:IC IF GAIN BLOCK W/CLAMP 16-SOIC RoHS:否 類別:RF/IF 和 RFID >> RF 放大器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 頻率:100MHz ~ 6GHz P1dB:9.14dBm(8.2mW) 增益:15.7dB 噪音數(shù)據(jù):1.3dB RF 型:CDMA,TDMA,PCS 電源電壓:2.7 V ~ 5 V 電流 - 電源:60mA 測試頻率:2GHz 封裝/外殼:0505(1412 公制) 包裝:帶卷 (TR)