- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373891 > AD6636PCB (Analog Devices, Inc.) 150 MSPS Wideband Digital Down-Converter (DDC) PDF資料下載
參數(shù)資料
| 型號(hào)： | AD6636PCB |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 數(shù)字上／下變頻 |
| 英文描述： | 150 MSPS Wideband Digital Down-Converter (DDC) |
| 中文描述： | 150MSPS的寬帶數(shù)字下變頻器（DDC） |
| 文件頁數(shù)： | 65/72頁 |
| 文件大小： | 1629K |
| 代理商： | AD6636PCB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
AD6636
DRCF Taps <6:0>
This register is written with one less than the number of taps
that are calculated by the DRCF filter. The filter length is given
by the decimal value of this register plus 1. A value of 0
represents a 1-tap filter, and a value of 0x28 (40 decimal)
represents a 41-tap filter.
DRCF Start Address <5:0>
This register is written with the starting address of the DRCF
coefficient memory to be updated.
DRCF Final Address <5:0>
This register is written with the ending address of the DRCF
coefficient memory to be updated.
DRCF Coefficient Memory <13:0>
DRCF Memory. This memory consists of 64 words, and each
word is 14 bits wide. The data written to this memory space is
expected to be 14-bit, twos complement format. See the
Rev. 0 | Page 65 of 72
Decimating RAM Coefficient Filter section for the method to
program the coefficients into the coefficient memory.
CRCF Control Register <11:0>
<11>: CRCF Bypass Bit. When this bit is set, the DRCF filter is
bypassed and, therefore, its output is the same as its input. When
this bit is cleared, the CRCF has normal operation as pro-
grammed by its control register.
<10>: Symmetry Bit. When this bit is set, it indicates that the
CRCF is implementing a symmetrical filter and only half the
impulse response needs to be written into the CRCF coefficient
RAM. When this bit is cleared, the filter is asymmetrical and the
complete impulse response of the filter should be written into
the coefficient RAM. When this filter is symmetrical, it can
implement up to 128 filter taps.
<9:8>: CRCF Multiply Accumulate Scale Bits. The output of the
CRCF filter is scaled according to the value of these bits.
Table 39 lists the attenuation corresponding to each setting.
Table 39. CRCF Multiply Accumulate Scale Bits
CRCF Scale<1:0>
Scale Factor
00
18.06 dB attenuation (left-shift 3 bits)
01
12.04 dB attenuation (left-shift 2 bits)
10
6.02 dB attenuation (left-shift 1 bit)
11
No Scaling (0 dB)
<7:4>: CRCF Decimation Rate. This 4-bit word should be
written with one less than the decimation rate of the CRCF
filter. A value of 0 represents a decimation rate of 1 (no rate
change) and the maximum value of 15 represents a decimation
of 16. Filtering operation is done irrespective of the
decimation rate.
<3:0>: CRCF Decimation Phase. This 4-bit word represents the
decimation phase used by the CRCF filter. The valid range is 0
to M
CRCF
1, where M
CRCF
is the decimation rate of the CRCF
filter. This word is primarily used for synchronization of
multiple channels of the AD6636, when more than one channel
is used for filtering one signal (one carrier).
CRCF Coefficient Offset <5:0>
This register is used to specify which section of the 64-word
coefficient memory is used for a filter. It can be used to select
between multiple filters that are loaded into memory and
referenced by this pointer. This register is shadowed, and the
filter pointer is updated every time a new filter is started. This
allows the coefficient offset to be written even while a filter is
being computed without disturbing operation. The next sample
comes out of the CRCF with the new filter.
CRCF Taps <6:0>
This register is written with one less than the number of taps
that are calculated by the CRCF filter. The filter length is given
by the decimal value of this register plus 1. A value of 0
represents a 1-tap filter, and a value of 0x28 (40 decimal)
represents a 41-tap filter.
CRCF Coefficient Memory
CRCF Memory. This memory has 64 words that have 20 bits
each. The memory contains the CRCF filter coefficients. The
data written to this memory space is 20-bit in twos complement
format. See the Channel RAM Coefficient Filter section for the
method to program the coefficients into the coefficient
memory.
AGC Control Register <10:0>
<10>: Channel Sync Select Bit. When this bit is set, the AGC
uses the sync signal from the channel for its synchronization.
When this bit is cleared, the SYNC pin used for synchronization
is defined by Bits <9:8> of this register.
<9:8>: SYNC Pin Select Bits. When Bit <10> of this register is
cleared, these bits specify the SYNC pin used by AGC for
synchronization. These bits are don’t care when Bit <10> of the
AGC control register is set to Logic 1.
Table 40. SYNC Pin Select Bits
AGC Control Bits <9:8>
00
01
10
11
SYNC Pin Used by AGC
SYNC0
SYNC1
SYNC2
SYNC3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD664(中文) | Monolithic 12-Bit Quad DAC(單片12位四D/A轉(zhuǎn)換器) |
| AD6640 | 12-Bit, 65 MSPS IF Sampling A/D Converter |
| AD6640AST | 12-Bit, 65 MSPS IF Sampling A/D Converter |
| AD6640PCB | 12-Bit, 65 MSPS IF Sampling A/D Converter |
| AD6640ST | 12-Bit, 65 MSPS IF Sampling A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6636XBCZ | 制造商:Analog Devices 功能描述: |
| AD664 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Monolithic 12-Bit Quad DAC |
| AD6640 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 65 MSPS IF Sampling A/D Converter |
| AD6640AST | 制造商:Analog Devices 功能描述:ADC Single Pipelined 65Msps 12-bit Parallel 44-Pin LQFP 制造商:Analog Devices 功能描述:ADC SGL PIPELINED 65MSPS 12-BIT PARALLEL 44LQFP - Trays 制造商:Rochester Electronics LLC 功能描述:12-BIT 65 MSPS MONOLITHIC A/D CONVERTER - Tape and Reel 制造商:Analog Devices 功能描述:Analog-Digital Converter IC Number of Bi |
| AD6640ASTZ | 功能描述:IC ADC 12BIT 65MSPS 44-LQFP RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。