參數(shù)資料
型號(hào)： AD6641BCPZ-500
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 1/28頁(yè)
文件大?。?/td> 0K
描述： IC IF RCVR 11BIT 200MSPS 56LFCSP
標(biāo)準(zhǔn)包裝： 1
應(yīng)用： 無(wú)線(xiàn)通信系統(tǒng)
接口： CMOS，LVDS，并聯(lián)， 串行，SPI
電源電壓： 1.8 V ~ 2 V
封裝/外殼： 56-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 56-LFCSP-VQ（8x8）
包裝： 托盤(pán)
安裝類(lèi)型： 表面貼裝
250 MHz Bandwidth
DPD Observation Receiver
AD6641
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringements of patents or other
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
2011 Analog Devices, Inc. All rights reserved.
FEATURES
SNR = 65.8 dBFS at fIN up to 250 MHz at 500 MSPS
ENOB of 10.5 bits at fIN up to 250 MHz at 500 MSPS (1.0 dBFS)
SFDR = 80 dBc at fIN up to 250 MHz at 500 MSPS (1.0 dBFS)
Excellent linearity
DNL = ±0.5 LSB typical, INL = ±0.6 LSB typical
Integrated 16k × 12 FIFO
FIFO readback options
12-bit parallel CMOS at 62.5 MHz
6-bit DDR LVDS interface
SPORT at 62.5 MHz
SPI at 25 MHz
High speed synchronization capability
1 GHz full power analog bandwidth
Integrated input buffer
On-chip reference, no external decoupling required
Low power dissipation
695 mW at 500 MSPS
Programmable input voltage range
1.18 V to 1.6 V, 1.5 V nominal
1.9 V analog and digital supply operation
1.9 V or 3.3 V SPI and SPORT operation
Clock duty cycle stabilizer
Integrated data clock output with programmable clock and
data alignment
APPLICATIONS
Wireless and wired broadband communications
Communications test equipment
Power amplifier linearization
GENERAL DESCRIPTION
The AD6641 is a 250 MHz bandwidth digital predistortion
(DPD) observation receiver that integrates a 12-bit 500 MSPS
ADC, a 16k × 12 FIFO, and a multimode back end that allows
users to retrieve the data through a serial port (SPORT), the SPI
interface, a 12-bit parallel CMOS port, or a 6-bit DDR LVDS
port after being stored in the integrated FIFO memory. It is opti-
mized for outstanding dynamic performance and low power
consumption and is suitable for use in telecommunications
applications such as a digital predistortion observation path
where wider bandwidths are desired. All necessary functions,
including the sample-and-hold and voltage reference, are
included on the chip to provide a complete signal conversion
solution.
The on-chip FIFO allows small snapshots of time to be captured
via the ADC and read back at a lower rate. This reduces the
constraints of signal processing by transferring the captured
data at an arbitrary time and at a much lower sample rate. The
FIFO can be operated in several user-programmable modes. In
the single capture mode, the ADC data is captured when sig-
naled via the SPI port or the use of the external FILL± pins. In
the continuous capture mode, the data is loaded continuously
into the FIFO and the FILL± pins are used to stop this operation.
FUNCTIONAL BLOCK DIAGRAM
FIFO
16k × 12
PARALLEL
AND
SPORT
OUTPUTS
SPI CONTROL
AND DATA
REFERENCE
CLOCK AND CONTROL
VIN+
VIN–
VREF
SCLK, SDIO, AND CSB
CLK+
CLK–
DUMP
FILL+
FILL–
EMPTY
SP_SDO
SP_SDFS
SP_SCLK
PD[5:0]± IN DDR LVDS MODE
OR PD[11:0] IN CMOS MODE
PCLK+
FULL
PCLK–
ADC
098
13-00
1
Figure 1.
相關(guān)PDF資料
PDF描述
VI-JTJ-IW-F3 CONVERTER MOD DC/DC 36V 100W
VI-JTJ-IW-F2 CONVERTER MOD DC/DC 36V 100W
1604037-4 CONN HOUSING POWER 2POLE BATTERY
VI-JTH-IW-F4 CONVERTER MOD DC/DC 52V 100W
647845-3 CONN HOUSING PWR SER 50 2POS RED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6641BCPZRL7-500 功能描述:IC IF RCVR 11BIT 200MSPS 56LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 專(zhuān)用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線(xiàn) 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類(lèi)型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱(chēng):568-1854-1
AD6642 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Dual IF Receiver
AD6642BBCZ 功能描述:IC IF RCVR 11BIT 200MSPS 144BGA RoHS:是 類(lèi)別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:*
AD6642BBCZRL 功能描述:IC IF RCVR 11BIT 200MSPS 144BGA RoHS:是 類(lèi)別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:*
AD6642EBZ 功能描述:BOARD EVALUATION FOR AD6642 RoHS:是 類(lèi)別:RF/IF 和 RFID >> RF 評(píng)估和開(kāi)發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱(chēng):SER3796
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*