- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373891 > AD6645PCB (Analog Devices, Inc.) 14-Bit, 80 MSPS A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | AD6645PCB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 14-Bit, 80 MSPS A/D Converter |
| 中文描述： | 14位，80 MSPS的A / D轉(zhuǎn)換 |
| 文件頁數(shù)： | 7/20頁 |
| 文件大小： | 2230K |
| 代理商： | AD6645PCB |
REV. 0
–7–
AD6645
DEFINITIONS OF SPECIFICATIONS
Analog Bandwidth
The analog input frequency at which the spectral power of the
fundamental frequency (as determined by the FFT analysis) is
reduced by 3 dB.
Aperture Delay
The delay between the 50% point of the rising edge of the
ENCODE command and the instant at which the analog input
is sampled.
Aperture Uncertainty (Jitter)
The sample-to-sample variation in aperture delay.
Differential Analog Input Resistance, Differential Analog
Input Capacitance, and Differential Analog Input Impedance
The real and complex impedances measured at each analog
input port. The resistance is measured statically and the capaci-
tance and differential input impedances are measured with a
network analyzer.
Differential Analog Input Voltage Range
The peak-to-peak differential voltage that must be applied to
the converter to generate a full-scale response. Peak differential
voltage is computed by observing the voltage on a single pin and
subtracting the voltage from the other pin, which is 180 degrees
out of phase. Peak-to-peak differential is computed by rotating
the inputs phase 180 degrees and taking the peak measurement
again. Then the difference is computed between both peak
measurements.
Differential Nonlinearity
The deviation of any code width from an ideal 1 LSB step.
Encode Pulsewidth/Duty Cycle
Pulsewidth high is the minimum amount of time that the
ENCODE pulse should be left in Logic
“
1
”
state to achieve
rated performance; pulsewidth low is the minimum time
ENCODE pulse should be left in low state. See timing implica-
tions of changing t
ENCH
in text. At a given clock rate, these
specs define an acceptable ENCODE duty cycle.
Full-Scale Input Power
Expressed in dBm. Computed using the following equation:
Power
V
Z
0 001
.
Full Scale
Full Scalerms
| |
Input
=
è
í
í
í
í
í
ù
ú
ú
ú
ú
ú
10
2
log
Harmonic Distortion, 2
nd
The ratio of the rms signal amplitude to the rms value of the
second harmonic component, reported in dBc.
Harmonic Distortion, 3
rd
The ratio of the rms signal amplitude to the rms value of the
third harmonic component, reported in dBc.
Integral Nonlinearity
The deviation of the transfer function from a reference line
measured in fractions of 1 LSB using a
“
best straight line
”
determined by a least square curve fit.
Minimum Conversion Rate
The encode rate at which the SNR of the lowest analog
signal frequency drops by no more than 3 dB below the
guaranteed limit.
Maximum Conversion Rate
The encode rate at which parametric testing is performed.
Noise (For Any Range Within the ADC)
V
Z
NOISE
FS
SNR
Signal
dBm
dBc
10
dBFS
=
￥
-
ê
ˉ
|
|
.
–
0 001 10
Where Z is the input impedance, FS is the full scale of the device
for the frequency in question; SNR is the value for the particular
input level; and Signal is the signal level within the ADC reported
in dB below full scale. This value includes both thermal and
quantization noise.
Output Propagation Delay
The delay between a differential crossing of ENCODE and
ENCODE
and the time when all output data bits are within
valid logic levels.
Power Supply Rejection Ratio
The ratio of a change in input offset voltage to a change in power
supply voltage.
Power Supply Rise Time
The time from when the dc supply is initiated, until the supply
output reaches the minimum specified operating voltage for the
ADC. The dc level is measured at supply pin(s) of the ADC.
Signal-to-Noise-and-Distortion (SINAD)
The ratio of the rms signal amplitude (set 1 dB below full scale)
to the rms value of the sum of all other spectral components,
including harmonics but excluding dc.
Signal-to-Noise Ratio (without Harmonics)
The ratio of the rms signal amplitude (set at 1 dB below full
scale) to the rms value of the sum of all other spectral compo-
nents, excluding the first five harmonics and dc.
Spurious-Free Dynamic Range (SFDR)
The ratio of the rms signal amplitude to the rms value of the peak
spurious spectral component. The peak spurious component
may or may not be a harmonic. May be reported in dBc (i.e.,
degrades as signal level is lowered) or dBFS (always related
back to converter full scale).
Two Tone Intermodulation Distortion Rejection
The ratio of the rms value of either input tone to the rms value of
the worst third order intermodulation product; reported in dBc.
Two Tone SFDR
The ratio of the rms value of either input tone to the rms value
of the peak spurious component. The peak spurious component
may or may not be an IMD product. May be reported in dBc
(i.e., degrades as signal level is lowered) or in dBFS (always
related back to converter full scale).
Worst Other Spur
The ratio of the rms signal amplitude to the rms value of the
worst spurious component (excluding the second and third
harmonic) reported in dBc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6645ASQ-80 | 14-Bit, 80 MSPS A/D Converter |
| AD664BD-BIP | Monolithic 12-Bit Quad DAC |
| AD664BD-UNI | Monolithic 12-Bit Quad DAC |
| AD664JN-BIP | Monolithic 12-Bit Quad DAC |
| AD664JN-UNI | Monolithic 12-Bit Quad DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6645XSQ-105 | 制造商:Analog Devices 功能描述:- Bulk |
| AD6649 | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Diversity Receiver IF sampling frequencies to 400 MHz |
| AD6649BCPZ | 功能描述:IC IF RCVR 14BIT 250MSPS 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:* |
| AD6649BCPZRL7 | 功能描述:IC IF RCVR 14BIT 250MSPS 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:* |
| AD6649EBZ | 功能描述:BOARD EVALUATION FOR AD6649 RoHS:是 類別:RF/IF 和 RFID >> RF 評(píng)估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。