- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8582 > AD7225KP-REEL (Analog Devices Inc)IC DAC 8BIT QUAD W/AMP 28-PLCC PDF資料下載
參數(shù)資料
| 型號： | AD7225KP-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/24頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 8BIT QUAD W/AMP 28-PLCC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 750 |
| 設(shè)置時間： | 4µs |
| 位數(shù)： | 8 |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 雙 ± |
| 功率耗散（最大）： | 500mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 28-PLCC（11.51x11.51） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電壓，單極；4 電壓，雙極 |
| 采樣率（每秒）： | 200k |
AD7225
Rev. C | Page 10 of 24
INTERFACE LOGIC INFORMATION
The AD7225 contains two registers per DAC, an input register
and a DAC register. The A0 and A1 address lines select which
input register accepts data from the input port. When the WR
signal is low, the input latches of the selected DAC are transpa-
rent. The data is latched into the addressed input register on the
rising edge of
WR.
shows the addressing for the input
registers on the AD7225.
Table 5. AD7225 Addressing
A1
A0
Selected Input Register
Low
DAC A
Low
High
DAC B
High
Low
DAC C
High
DAC D
Only the data held in the DAC register determines the analog
output of the converter. The LDAC signal is common to all four
DACs and controls the transfer of information from the input
registers to the DAC registers. Data is latched into all four DAC
registers simultaneously on the rising edge of LDAC. The LDAC
signal is level triggered and therefore the DAC registers can be
made transparent by tying LDAC low (in this case, the outputs
of the converters respond to the data held in their respective
input latches). LDAC is an asynchronous signal and is indepen-
dent of WR. This is useful in many applications. However, in
systems where the asynchronous LDAC can occur during a
write cycle (or vice versa), care must be taken to ensure that
incorrect data is not latched through to the output. If LDAC is
activated prior to the rising edge of WR (or WR occurs during
LDAC), LDAC must stay low for t6or longer after WR
Table 6. Truth Table
goes high
to ensure correct data is latched through to the output. Table 6
shows the truth table for AD7225 operation. Figure 12 shows
the input control logic for the part; the write cycle timing
diagram is given in Figure 13.
WR
LDAC
Function
High
No operation. Device not selected.
Low
High
Input register of selected DAC transparent.
High
Input register of selected DAC latched.
High
Low
All four DAC registers Transparent (that is,
outputs respond to data held in respective
input registers). Input registers are latched.
High
All four DAC registers latched.
Low
DAC registers and selected input register
transparent output follows input data for
selected channel.
TO INPUT
LATCH A
TO INPUT
LATCH B
TO ALL
DAC LATCHES
TO INPUT
LATCH C
TO INPUT
LATCH D
LDAC
A0
A1
WR
00986-
012
Figure 12. Input Control Logic
ADDRESS
DATA IN
LDAC
WR
5V
0V
5V
0V
DATA
VALID
VINH
VINL
t2
t3
t1
t6
t5
t4
NOTES
1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM
10% TO 90% OF 5V.
tR = tF = 20ns OVER VDD RANGE.
2. TIMING MEASUREMENT REFERENCE LEVEL IS
3. IF LDAC IS ACTIVATED PRIOR TO THE RISING EDGE OF WR,
THEN IT MUST STAY LOW FOR
t6 OR LONGER AFTER WR
GOES HIGH.
VINH + VINL
2
00986-
013
Figure 13. Write Cycle Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7245ABN | IC DAC 12BIT W/REF 24-DIP |
| AD5542BR | IC DAC 16BIT SERIAL-IN 14-SOIC |
| AD5541BR | IC DAC 16BIT SERIAL-IN 8-SOIC |
| AD5541CRZ-REEL7 | IC DAC 16BIT SRL 8SOIC |
| AD7849CR-REEL | IC DAC 16BIT SRL INP 20-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7225KPZ | 功能描述:IC DAC 8BIT QUAD W/AMP 28-PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7225KR | 功能描述:IC DAC 8BIT QUAD W/AMP 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD7225KR-REEL | 功能描述:IC DAC 8BIT QUAD W/AMP 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7225KRZ | 功能描述:IC DAC 8BIT QUAD W/AMP 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7225KRZ-REEL | 功能描述:IC DAC 8BIT QUAD W/AMP 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。