- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373896 > AD725AR-REEL (ANALOG DEVICES INC) Low Cost RGB to NTSC/PAL Encoder with Luma Trap Port PDF資料下載
參數(shù)資料
| 型號： | AD725AR-REEL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | Low Cost RGB to NTSC/PAL Encoder with Luma Trap Port |
| 中文描述： | COLOR SIGNAL ENCODER, PDSO16 |
| 封裝： | SOIC-16 |
| 文件頁數(shù)： | 17/20頁 |
| 文件大小： | 347K |
| 代理商： | AD725AR-REEL |
AD725
REV. 0
–17–
6
3
–240.1
10.0
1.0
0
–3
–6
–9
–12
–15
–18
–21
FREQUENCY – MHz
G
LUMA PIN
COMP PIN
Figure 25. Luminance Frequency Response with NTSC Trap
SY NCHRONIZING SIGNALS
T he AD725 requires explicit horizontal and vertical synchroniz-
ing signals for proper operation. T his information cannot and
should not be incorporated in any of the RGB signals. However,
the synchronizing information can be provided as either separate
horizontal (HSYNC) and vertical (VSYNC) signals or as a
single composite sync (CSYNC) signal.
Internally the AD725 requires a composite sync logic signal that
is mostly high and goes low during horizontal sync time. T he
vertical interval will have an inverted duty cycle from this. T his
signal should occur at the output of an on-chip X NOR gate on
the AD725 whose two inputs are HSYNC (Pin 16) and VSYNC
(Pin 15). T here are several options for meeting these conditions.
T he first is to have separate signals for HSY NC and VSY NC.
Each should be mostly low and then high going during their
respective time of assertion. T his is the convention used by
RGB monitors for most PCs. T he proper composite sync signal
will be produced by the on-chip X NOR gate when using these
inputs.
If a composite sync signal is already available, it can be input
into HSYNC (Pin 16), while VSYNC (Pin 15) can be used to
change the polarity. (In actuality, HSYNC and VSYNC are
interchangeable since they are symmetric inputs to a two-input
gate).
If the composite sync input is mostly high and then low going
for active HSYNC time (and inverted duty cycle during VSYNC),
then it is already of the proper polarity. Pulling VSYNC high,
while inputting the composite sync signal to HSYNC will pass
this signal though the X NOR gate without inversion.
On the other hand, if the composite sync signal is the opposite
polarity as described above, pulling VSYNC low will cause the
X NOR gate to invert the signal. T his will make it the proper
polarity for use inside the AD725. T hese logic conditions are
illustrated in Figure 26.
HSYNC
VSYNC
CSYNC
Figure 26. Sync Logic Levels (Equalization and Serration Pulses Not Shown)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD725AR-REEL7 | Low Cost RGB to NTSC/PAL Encoder with Luma Trap Port |
| AD725-EB | Precision, Quad, SPST Analog Switches |
| AD725AR | Low Cost RGB to NTSC/PAL Encoder with Luma Trap Port |
| AD725 | Low Cost RGB to NTSC/PAL Encoder with Luma Trap Port(低成本RGB-NTSC/PAL編碼器) |
| AD7266 | Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD725AR-REEL7 | 制造商:Analog Devices 功能描述:RGB to NTSC and PAL Encoder 16-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:SOIC LOW COST VIDEO ENCODER - Tape and Reel |
| AD725ARZ | 功能描述:IC ENCODER RGB TO NTSC 16-SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| AD725ARZ | 制造商:Analog Devices 功能描述:Video IC |
| AD725ARZ-R7 | 功能描述:IC ENCODER RGB TO NTSC 16-SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| AD725ARZ-RL | 功能描述:IC ENCODER RGB TO NTSC 16-SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
發(fā)布緊急采購，3分鐘左右您將得到回復。