- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373896 > AD7266 (Analog Devices, Inc.) Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7266 |
| 廠(chǎng)商： | Analog Devices, Inc. |
| 元件分類(lèi)： | 串行ADC |
| 英文描述： | Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC |
| 中文描述： | 差分輸入，雙路2 MSPS的12位，3通道SAR型ADC |
| 文件頁(yè)數(shù)： | 1/17頁(yè) |
| 文件大?。?/td> | 752K |
| 代理商： | AD7266 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
Differential Input, Dual 2 MSPS,
12-Bit, 3-Channel SAR ADC
Preliminary Technical Data
AD7266
FEATURES
Dual 12-bit, 3-channel ADC
Fast throughput rate: 2 MSPS
Specified for V
DD
of 2.7 V to 5.25 V
Low power: 12 mW max at 1.5 MSPS with 3 V supplies
30 mW max at 2 MSPS with 5 V supplies
Wide input bandwidth
70 dB SNR at 100 kHz input frequency
On-chip reference: 2.5 V
–40°C to +125°C operation
Flexible power/throughput rate management
Simultaneous conversion/read
No pipeline delays
High speed serial interface SPI/QSPI/MICROWIRE/DSP
compatible
Shutdown mode: 1 μA max
32-lead LFCSP and TQFP packages
GENERAL DESCRIPTION
The AD7266
1
is a dual, 12-bit, high speed, low power, successive
approximation ADC that operates from a single 2.7 V to 5.25 V
power supply and features throughput rates up to 2 MSPS. The
device contains two ADCs, each preceded by a 3-channel multi-
plexer, and a low noise, wide bandwidth track-and-hold amplifier
that can handle input frequencies in excess of 10 MHz.
The conversion process and data acquisition are controlled using
standard control inputs, allowing easy interfacing to microproces-
sors or DSPs. The input signal is sampled on the falling edge of CS;
conversion is also initiated at this point. The conversion time is
determined by the SCLK frequency. There are no pipelined delays
associated with the part.
The AD7266 uses advanced design techniques to achieve very low
power dissipation at high throughput rates. With 5 V supplies and a
2 MSPS throughput rate, the part consumes 4 mA maximum. The
part also offers flexible power/throughput rate management when
operating in sleep mode.
The analog input range for the part can be selected to be a 0 V to
V
REF
range or a 2V
REF
range with either straight binary or twos
complement output coding. The AD7266 has an on-chip 2.5 V
reference that can be overdriven if an external reference is pre-
ferred. This external reference range is 100 mV to 2.5 V. The
AD7266 is available in 32-lead lead frame chip scale (LFCSP) and
thin quad flat (TQFP) packages.
Rev. PrG
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
1
Protected by U.S. Patent No. 6,681,332.
FUNCTIONAL BLOCK DIAGRAM
0
12-BIT
SUCCESSIVE
APPROXIMATION
ADC
D
OUT
A
OUTPUT
DRIVERS
CONTROL
LOGIC
T/H
BUF
V
A1
V
A2
V
A3
V
A4
V
A5
V
A6
MUX
REF
AD7266
V
DRIVE
REF SELECT
D
CAP
A
AV
DD
DV
DD
BUF
D
OUT
B
OUTPUT
DRIVERS
12-BIT
SUCCESSIVE
APPROXIMATION
ADC
T/H
V
B1
V
B2
V
B3
V
B4
V
B5
V
B6
MUX
AGND AGND AGND D
CAP
B
DGND
DGND
CS
RANGE
SGL/DIFF
A0
A1
A2
SCLK
Figure 1
PRODUCT HIGHLIGHTS
1.
The AD7266 features two complete ADC functions that allow
simultaneous sampling and conversion of two channels. Each
ADC has 2 analog inputs, 3 fully differential pairs, or 6 single-
ended channels as programmed. The conversion result of both
channels is available simultaneously on separate data lines, or
in succession on one data line if only one serial port is
available.
2.
High Throughput with Low Power Consumption
The AD7266 offers a 1.5 MSPS throughput rate with 8 mW
maximum power consumption when operating at 3 V.
3.
Flexible Power/Throughput Rate Management
The conversion rate is determined by the serial clock, allowing
power consumption to be reduced as conversion time is re-
duced through an SCLK frequency increase. Power efficiency
can be maximized at lower throughput rates if the part enters
sleep between conversions.
4.
No Pipeline Delay
The part features two standard successive approximation
ADCs with accurate control of the sampling instant via a CS
input and once off conversion control.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.326.8703
2004 Analog Devices, Inc. All rights reserved.
www.analog.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7266ACP | Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC |
| AD7266ASU | Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC |
| AD7266BCP | Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC |
| AD7266BSU | Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC |
| AD7273 | 3MSPS,10-/12-Bit ADCs in 8-Lead TSOT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7266ACP | 制造商:Analog Devices 功能描述:ADC DUAL SAR 2MSPS 12-BIT SERL 32LFCSP - Bulk |
| AD7266ASU | 制造商:Analog Devices 功能描述:ADC DUAL SAR 2MSPS 12-BIT SERL 32TQFP - Bulk |
| AD7266BCP | 制造商:Analog Devices 功能描述:ADC Dual SAR 2Msps 12-bit Serial 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:DUAL, 2 MSPS, 3-CH SIMULTANEOUS SAMPLING ADC - Bulk |
| AD7266BCP-U1 | 制造商:Analog Devices 功能描述: |
| AD7266BCPZ | 功能描述:IC ADC 12BIT 3CH 2MSPS 32-LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(pán)（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:8 個(gè)單端，單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱(chēng):296-25851-6 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。