參數(shù)資料
型號: AD7265BCPZ
廠商: Analog Devices Inc
文件頁數(shù): 4/29頁
文件大?。?/td> 0K
描述: IC ADC 12BIT SRL 1MSPS 32LFCSP
設(shè)計資源: AD7265 in Differential and Single-Ended Configurations Using AD8022 (CN0048)
標準包裝: 1
位數(shù): 12
采樣率(每秒): 1M
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 21mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應商設(shè)備封裝: 32-LFCSP-VQ
包裝: 托盤
輸入數(shù)目和類型: 12 個單端,單極;6 個差分,單極;6 個偽差分,單極
AD7265
Rev. A | Page 11 of 28
TERMINOLOGY
Differential Nonlinearity (DNL)
Signal-to-(Noise + Distortion) Ratio (SINAD)
Differential nonlinearity is the difference between the measured
and the ideal 1 LSB change between any two adjacent codes in
the ADC.
SINAD is the measured ratio of signal-to-(noise + distortion)
at the output of the ADC. The signal is the rms amplitude of the
fundamental. Noise is the sum of all non-fundamental signals
up to half the sampling frequency (f
Integral Nonlinearity (INL)
S
/2), excluding dc. The ratio
is dependent on the number of quantization levels in the
digitization process; the more levels, the smaller the quantization
noise. The theoretical signal-to-(noise + distortion) ratio for an
ideal N-bit converter with a sine wave input is given by
Integral nonlinearity is the maximum deviation from a straight
line passing through the endpoints of the ADC transfer function.
The endpoints of the transfer function are zero scale with a
single (1) LSB point below the first code transition, and full scale
with a 1 LSB point above the last code transition.
Signal-to-(Noise + Distortion) = (6.02N + 1.76) dB
Therefore, for a 12-bit converter, this is 74 dB.
Offset Error
Offset error applies to straight binary output coding. It is the
deviation of the first code transition (00 . . . 000) to (00 . . . 001)
from the ideal (AGND + 1 LSB).
Total Harmonic Distortion (THD)
Total harmonic distortion is the ratio of the rms sum of
harmonics to the fundamental. For the AD7265, it is defined as
Offset Error Match
1
2
6
2
5
2
4
2
3
2
log
20
)
(
V
dB
THD
+
=
Offset error match is the difference in offset error across all
12 channels.
where:
Gain Error
Gain error applies to straight binary output coding. It is the
deviation of the last code transition (111 . . . 110) to (111 . . .
111) from the ideal (VREF 1 LSB) after the offset error is
adjusted out. Gain error does not include reference error.
V is the rms amplitude of the fundamental.
1
V , V , V , V
Gain Error Match
Gain error match is the difference in gain error across all
12 channels.
Zero Code Error
Zero code error applies when using twos complement output
coding with, for example, the 2 × VREF input range as VREF
to +VREF biased about the VREF point. It is the deviation of
the midscale transition (all 1s to all 0s) from the ideal VIN
voltage (VREF).
Zero Code Error Match
Zero code error match refers to the difference in zero code error
across all 12 channels.
Positive Gain Error
This applies when using twos complement output coding with,
for example, the 2 × VREF input range as VREF to +VREF biased
about the VREF point. It is the deviation of the last code transition
(011…110) to (011…111) from the ideal (+VREF 1 LSB) after
the zero code error is adjusted out.
Track-and-Hold Acquisition Time
The track-and-hold amplifier returns to track mode after the
end of conversion. Track-and-hold acquisition time is the time
required for the output of the track-and-hold amplifier to reach
its final value, within ±1/2 LSB, after the end of conversion.
2
3
4
5
, and V6 are the rms amplitudes of the second
through the sixth harmonics.
Peak Harmonic or Spurious Noise
Peak harmonic, or spurious noise, is defined as the ratio of the
rms value of the next largest component in the ADC output
spectrum (up to fS/2, excluding dc) to the rms value of the
fundamental. Normally, the value of this specification is
determined by the largest harmonic in the spectrum, but for
ADCs where the harmonics are buried in the noise floor, it is a
noise peak.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of
crosstalk between channels. It is measured by applying a full-
scale (2 × V
when V
= 5 V , and V
when V
REF
DD
REF
DD
= 3 V),
10 kHz sine wave signal to all unselected input channels and
determining how much that signal is attenuated in the selected
channel with a 50 kHz signal (0 V to VREF). The result obtained
is the worst-case across all 12 channels for the AD7265.
Intermodulation Distortion
With inputs consisting of sine waves at two frequencies, fa and
fb, any active device with nonlinearities creates distortion
products at sum, and difference frequencies of mfa ± nfb where
m, n = 0, 1, 2, 3, and so on. Intermodulation distortion terms
are those for which neither m nor n are equal to zero. For
example, the second-order terms include (fa + fb) and (fa fb),
while the third-order terms include (2fa + fb), (2fa fb),
(fa + 2fb), and (fa 2fb).
相關(guān)PDF資料
PDF描述
VE-J11-MY-F1 CONVERTER MOD DC/DC 12V 50W
MS3102E22-18S CONN RCPT 8POS BOX MNT W/SCKT
VE-J42-MW-F2 CONVERTER MOD DC/DC 15V 100W
VI-JVY-MY-F1 CONVERTER MOD DC/DC 3.3V 33W
VE-J42-MW-F1 CONVERTER MOD DC/DC 15V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7265BCPZ-REEL 功能描述:IC ADC 12BIT 3CHAN 1MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:2,500 系列:- 位數(shù):16 采樣率(每秒):15 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設(shè)備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端,雙極;8 個差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD7265BCPZ-REEL7 功能描述:IC ADC 12BIT 3CHAN 1MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:2,500 系列:- 位數(shù):16 采樣率(每秒):15 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設(shè)備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端,雙極;8 個差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD7265BSU 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
AD7265BSUZ 功能描述:IC ADC 12BIT 3CHAN 1MSPS 32TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端,單極;2 個差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7265BSUZ-REEL 功能描述:IC ADC 12BIT 3CHAN 1MSPS 32TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:2,500 系列:- 位數(shù):16 采樣率(每秒):15 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設(shè)備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端,雙極;8 個差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494