參數(shù)資料
型號(hào): AD7265BSUZ
廠商: Analog Devices Inc
文件頁數(shù): 6/29頁
文件大小: 0K
描述: IC ADC 12BIT 3CHAN 1MSPS 32TQFP
設(shè)計(jì)資源: AD7265 in Differential and Single-Ended Configurations Using AD8022 (CN0048)
標(biāo)準(zhǔn)包裝: 1
位數(shù): 12
采樣率(每秒): 1M
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 21mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 32-TQFP
供應(yīng)商設(shè)備封裝: 32-TQFP(7x7)
包裝: 托盤
輸入數(shù)目和類型: 12 個(gè)單端,單極;6 個(gè)差分,單極;6 個(gè)偽差分,單極
AD7265
Rev. A | Page 13 of 28
THEORY OF OPERATION
When the ADC starts a conversion (see Figure 17), SW3 opens
and SW1 and SW2 move to Position B, causing the comparator
to become unbalanced. Both inputs are disconnected once the
conversion begins. The control logic and the charge redistribution
DACs are used to add and subtract fixed amounts of charge
from the sampling capacitor arrays to bring the comparator
back into a balanced condition. When the comparator is
rebalanced, the conversion is complete. The control logic
generates the ADC output code. The output impedances of the
sources driving the V
CIRCUIT INFORMATION
The AD7265 is a fast, micropower, dual, 12-bit, single-supply,
ADC that operates from a 2.7 V to a 5.25 V supply. When
operated from either a 3 V or a 5 V supply, the AD7265 is
capable of throughput rates of 1 MSPS when provided with a
16 MHz clock.
The AD7265 contains two on-chip, differential track-and-hold
amplifiers, two successive approximation ADCs, and a serial
interface with two separate data output pins. It is housed in a
32-lead LFCSP or a 32-lead TQFP, offering the user
considerable space-saving advantages over alternative solutions.
The serial clock input accesses data from the part, but also
provides the clock source for each successive approximation
ADC. The analog input range for the part can be selected to be
a 0 V to V
and V
IN+
IN
pins must be matched;
otherwise, the two inputs will have different settling times,
resulting in errors.
CAPACITIVE
DAC
CAPACITIVE
DAC
CONTROL
LOGIC
COMPARATOR
SW3
SW1
A
B
SW2
CS
VIN+
VIN–
VREF
04674-014
input or a 2 × V
REF
input, configured with either
single-ended or differential analog inputs. The AD7265 has an
on-chip 2.5 V reference that can be overdriven when an external
reference is preferred. If the internal reference is to be used
elsewhere in a system, then the output needs to be buffered first.
The AD7265 also features power-down options to allow power
saving between conversions. The power-down feature is
implemented via the standard serial interface, as described in
the
Figure 17. ADC Conversion Phase
ANALOG INPUT STRUCTURE
Figure 18 shows the equivalent circuit of the analog input
structure of the AD7265 in differential/pseudo differential
modes. In single-ended mode, V
CONVERTER OPERATION
The AD7265 has two successive approximation ADCs, each
based around two capacitive DACs.
IN
is internally tied to AGND.
The four diodes provide ESD protection for the analog inputs.
Care must be taken to ensure that the analog input signals never
exceed the supply rails by more than 300 mV. This causes these
diodes to become forward-biased and starts conducting into the
substrate. These diodes can conduct up to 10 mA without
causing irreversible damage to the part.
show simplified schematics of one of these ADCs in acquisition
and conversion phase, respectively. The ADC is comprised of
control logic, a SAR, and two capacitive DACs. In Figure 16 (the
acquisition phase), SW3 is closed, SW1 and SW2 are in Position A,
the comparator is held in a balanced condition, and the sampling
capacitor arrays acquire the differential signal on the input.
The C1 capacitors in Figure 18 are typically 4 pF and can
primarily be attributed to pin capacitance. The resistors are
lumped components made up of the on resistance of the
switches. The value of these resistors is typically about 100 Ω.
The C2 capacitors are the ADC’s sampling capacitors with a
capacitance of 45 pF typically.
CAPACITIVE
DAC
CAPACITIVE
DAC
CONTROL
LOGIC
COMPARATOR
SW3
SW1
A
B
SW2
CS
VIN+
VIN–
VREF
04
67
4-
01
3
For ac applications, removing high frequency components from
the analog input signal is recommended by the use of an RC
low-pass filter on the relevant analog input pins with optimum
values of 47 Ω and 10 pF. In applications where harmonic
distortion and signal-to-noise ratio are critical, the analog input
should be driven from a low impedance source. Large source
impedances significantly affect the ac performance of the ADC
and may necessitate the use of an input buffer amplifier. The
choice of the op amp is a function of the particular application.
Figure 16. ADC Acquisition Phase
相關(guān)PDF資料
PDF描述
VE-J13-MY-F2 CONVERTER MOD DC/DC 24V 50W
IDT82P2282PFG IC TXRX T1/J1/E1 2CH 100TQFP
IDT82P2281PFG TXRX T1/E1/J1 LONG/SHORT 80-TQFP
VE-J12-MY-F2 CONVERTER MOD DC/DC 15V 50W
LTC2498CUHF#PBF IC ADC 24BIT 16CH 38-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7265BSUZ-REEL 功能描述:IC ADC 12BIT 3CHAN 1MSPS 32TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率(每秒):15 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個(gè)單端,雙極;8 個(gè)差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD7265BSUZ-REEL7 功能描述:IC ADC 12BIT 3CHAN 1MSPS 32TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極
AD7266 制造商:Analog Devices 功能描述:- Bulk
AD7266ACP 制造商:Analog Devices 功能描述:ADC DUAL SAR 2MSPS 12-BIT SERL 32LFCSP - Bulk
AD7266ASU 制造商:Analog Devices 功能描述:ADC DUAL SAR 2MSPS 12-BIT SERL 32TQFP - Bulk