- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373896 > AD7266 (Analog Devices, Inc.) Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7266 |
| 廠商： | Analog Devices, Inc. |
| 元件分類(lèi)： | 串行ADC |
| 英文描述： | Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC |
| 中文描述： | 差分輸入，雙路2 MSPS的12位，3通道SAR型ADC |
| 文件頁(yè)數(shù)： | 15/17頁(yè) |
| 文件大小： | 752K |
| 代理商： | AD7266 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)
Preliminary Technical Data
AD7266
SERIAL INTERFACE
Figure 11 shows the detailed timing diagram for serial
interfacing to the AD7266. The serial clock provides the
conversion clock and controls the transfer of information from
the AD7266 during conversion.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track and hold into hold mode
and takes the bus out of three-state; the analog input is sampled
at this point. The conversion is also initiated at this point and
requires a minimum of 14 SCLKs to complete. Once 13 SCLK
falling edges have elapsed, the track-and-hold will go back into
track on the next SCLK rising edge, as shown in Figure 11 at
point B. If a 16 SCK transfer is used then 2 trailing zeros will
appear after the final LSB. On the rising edge of CS, the
conversion will be terminated and D
OUT
A and D
OUT
B will go
back into three-state. If CS is not brought high but is instead
held low for a further 14 (or 16) SCLK cycles on D
OUT
A, the data
from conversion B will be output on D
OUT
A (followed by 2
trailing zeros). Likewise, if CS is held low for a further 14 (or 16)
SCLK cycles on D
OUT
B, the data from conversion A will be
output on D
OUT
B. This is illustrated in Figure 12 where the case
for D
OUT
A is shown. Note that in this case, the D
OUT
line in use
will go back into three-state on the 32nd SCLK falling edge or
the rising edge of CS, whichever occurs first
.
A minimum of fourteen serial clock cycles are required to
perform the conversion process and to access data from one
conversion on either data line of the AD7266. CS going low
provides the leading zero to be read in by the microcontroller or
DSP. The remaining data is then clocked out by subsequent
SCLK falling edges, beginning with a second leading zero. Thus
the first falling clock edge on the serial clock has the leading
zero provided and also clocks out the second leading zero. The
12 bit result then follows with the final bit in the data transfer
valid on the fourteenth falling edge, having being clocked out
on the previous (thirteenth) falling edge. In applications with a
slower SCLK, it may be possible to read in data on each SCLK
rising edge depending on the SCLK frequency used, i.e., the first
rising edge of SCLK after the CS falling edge would have the
leading zero provided and the thirteenth rising SCLK edge
would have DB0 provided.
SCLK
1
5
13
DOUTA
DOUTB
2 Leading Zeros
3-STATE
t
4
2
3
4
t
5
t
3
t
quiet
t
2
3-STATE
DB11
DB10
DB2
DB0
t
6
t
7
t
8
14
0
0
DB1
B
DB9
DB8
t
9
Figure 11 Serial Interface Timing Diagram
SCLK
1
5
t
5
15
DOUTA3-STATE
t
4
2
3
4
16
t
3
t
2
3-STATE
t
6
t
7
14
ZERO
0
ZERO
DB11B
17
2 Leading Zeros,
t
10
32
DB11A
2 Leading
Zeros,
DB10A
DB9A
ZERO
ZERO
ZERO
2 Traiing Zeros,
ZERO
ZERO
2 Traiing Zeros,
Figure 12. Reading data from Both ADCs on One D
OUT
Line with 32 SCLKs
Rev. PrG | Page 15 of 17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7266ACP | Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC |
| AD7266ASU | Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC |
| AD7266BCP | Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC |
| AD7266BSU | Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC |
| AD7273 | 3MSPS,10-/12-Bit ADCs in 8-Lead TSOT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7266ACP | 制造商:Analog Devices 功能描述:ADC DUAL SAR 2MSPS 12-BIT SERL 32LFCSP - Bulk |
| AD7266ASU | 制造商:Analog Devices 功能描述:ADC DUAL SAR 2MSPS 12-BIT SERL 32TQFP - Bulk |
| AD7266BCP | 制造商:Analog Devices 功能描述:ADC Dual SAR 2Msps 12-bit Serial 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:DUAL, 2 MSPS, 3-CH SIMULTANEOUS SAMPLING ADC - Bulk |
| AD7266BCP-U1 | 制造商:Analog Devices 功能描述: |
| AD7266BCPZ | 功能描述:IC ADC 12BIT 3CH 2MSPS 32-LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(pán)（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:8 個(gè)單端，單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱(chēng):296-25851-6 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。