參數(shù)資料
型號: AD7298BCPZ
廠商: Analog Devices Inc
文件頁數(shù): 13/25頁
文件大?。?/td> 0K
描述: IC ADC 12BIT SPI/SRL 1M 20LFCSP
特色產品: AD7298 ADC with Temperature Sensor
標準包裝: 1
位數(shù): 12
采樣率(每秒): 1M
數(shù)據(jù)接口: DSP,串行,SPI?
轉換器數(shù)目: 1
功率耗散(最大): 22.7mW
電壓電源: 單電源
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 20-WFQFN 裸露焊盤,CSP
供應商設備封裝: 20-LFCSP-WQ(4x4)
包裝: 托盤
輸入數(shù)目和類型: 8 個單端,單極
AD7298
Rev. B | Page 19 of 24
POWER-DOWN MODES
The AD7298 has a number of power conservation modes
of operation that are designed to provide flexible power
management options. These options can be chosen to optimize
the power dissipation/throughput rate ratio for different
application requirements. The power-down modes of operation
of the AD7298 are controlled by the power-down (PPD)
bit in the control register and the PD/RST pin on the device.
When power supplies are first applied to the AD7298, care
should be taken to ensure that the part is placed in the required
mode of operation
Normal Mode
Normal mode is intended for the fastest throughput rate
performance because the user does not have to be concerned
about any power-up times because the AD7298 remains fully
powered on at all times. Figure 28 shows the general diagram
of operation of the AD7298 in this mode. The conversion is
initiated on the falling edge of CS and the track-and-hold enters
hold mode. On the 14th SCLK falling edge, the track-and-hold
returns to track mode and starts acquiring the analog input, as
described in the
section. The data presented to
the AD7298 on the DIN line during the first 16 clock cycles of
the data transfer are loaded into the control register (provided
the WRITE bit is 1). The part remains fully powered up in
normal mode at the end of the conversion as long as the PPD
bit is set to 0 in the write transfer during that conversion.
To ensure continued operation in normal mode, the PPD bit
should be loaded with 0 on every data write operation. Sixteen
serial clock cycles are required to complete the conversion and
access the conversion result. For specified performance, the
throughput rate should not exceed 1 MSPS. Once a conversion
is complete and the CS has returned high, a minimum of the
quiet time, tQUIET, must elapse before bringing CS low again
to initiate another conversion and access the previous conver-
sion result.
CS
SCLK
DOUT
DIN
11
DATA WRITTEN TO CONTROL
REGISTER IF REQUIRED
4 CHANNEL ADDRESS BITS
+ CONVERSION RESULT
0
875
4-
0
12
6
Figure 28. Normal Mode Operation
Partial Power-Down Mode
In this mode, part of the internal circuitry on the AD7298 is
powered down. The AD7298 enters partial power-down on
the CS rising edge once the current serial write operation
containing 16 SCLK clock cycles is completed. To enter partial
power-down, the PPD bit in the control register should be set
to 1 on the last required read transfer from the AD7298.
Once in partial power-down mode, the AD7298 transmits
all 1s on the DOUT pin if CS is toggled low. If the averaging
feature for the temperature sensor is enabled in the control
register, the averaging is reset once the device enters partial
power-down mode.
The AD7298 remains in partial power-down until the power-
down bit, PPD, in the control register is changed to a logic level
zero (0). The AD7298 begins powering up on the rising edge
of CS following the write to the control register disabling the
power-down bit. Once tQUIET has elapsed, a full 16-SCLK write
to the control register must be completed to update its content
with the desired channel configuration for the subsequent
conversion. A valid conversion is then initiated on the next CS
falling edge.
Because the AD7298 has one cycle latency, the first conversion
result after exiting partial power-down mode is available in the
fourth serial transfer, as shown in Figure 29. The first cycle
updates the PPD bit, the second cycle updates the configuration
and Channel ID bits, the third completes the conversion, and
the fourth accesses the DOUT valid result. The use of this
mode enables a reduction in the overall power consumption of
the device.
CS
SCLK
DOUT
DIN
112
16
1
16
1
16
INVALID DATA
WRITE TO THE CONTROL
REGISTER, SELECT CH1, PPD = 0
PART IS IN
PARTIAL
POWER DOWN
WRITE TO CONTROL
REGISTER, PPD = 0.
CONTROL REGISTER CONFIGURED
TO POWER UP DEVICE.
SELECT ANALOG INPUT CHANNELS
FOR CONVERSION. THE NEXT CYCLE
WILL CONVERT THE FIRST CHANNEL
PROGRAMMED IN THIS WRITE OPERATION.
PART BEGINS TO
POWER UP ON CS
RISING EDGE.
THE PART IS FULLY
POWERED UP ONCE THE
WRITE TO THE CONTROL
REGISTER IS COMPLETED.
AD7298 CONVERTING CHANNEL 1
NEXT CYCLE HAS CHANNEL 1
RESULT AVAILABLE FOR READING.
tQUIET
08
754
-0
13
NO WRITE TO
CONTROL REGISTER
Figure 29. Partial Power-Down Mode of Operation
相關PDF資料
PDF描述
VI-24W-MY-B1 CONVERTER MOD DC/DC 5.5V 50W
VE-JWD-MY-F3 CONVERTER MOD DC/DC 85V 50W
VI-23Z-MY-B1 CONVERTER MOD DC/DC 2V 20W
AD7887WARMZ IC ADC 12BIT 2CH SRL 8-MSOP
VI-23Y-MX-B1 CONVERTER MOD DC/DC 3.3V 49.5W
相關代理商/技術參數(shù)
參數(shù)描述
AD7298BCPZ-RL7 功能描述:IC ADC 10BIT SPI/SRL 8CH 20LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
AD73 制造商:Distributed By MCM 功能描述:REFRIGERATR DOOR GASKET DIRECT
AD7302 制造商:AD 制造商全稱:Analog Devices 功能描述:2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC
AD7302BN 功能描述:IC DAC 8BIT DUAL R-R 20-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:2,400 系列:- 設置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應商設備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率(每秒):*
AD7302BNZ 功能描述:IC DAC 8BIT DUAL R-R 20-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產品目錄頁面:1398 (CN2011-ZH PDF)