參數(shù)資料
型號： AD7466BRT-R2
廠商： Analog Devices Inc
文件頁數(shù)： 15/29頁
文件大小： 0K
描述： IC ADC 12BIT 1.6V LP SOT23-6
設(shè)計(jì)資源： Software Calibrated, 50 MHz to 9 GHz, RF Power Measurement System (CN0178)
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 12
采樣率（每秒）： 200k
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 900µW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： SOT-23-6
供應(yīng)商設(shè)備封裝： SOT-23-6
包裝： 剪切帶 (CT)
輸入數(shù)目和類型： 1 個單端，單極
配用： EVAL-AD7466CBZ-ND - BOARD EVALUATION FOR AD7466
其它名稱： AD7466BRT-R2CT
AD7466/AD7467/AD7468
Rev. C | Page 21 of 28
Figure 18 shows power consumption vs. throughput rate for a
3.4 MHz SCLK frequency. In this case, the conversion time is
the same for all cases because the SCLK frequency is a fixed
parameter. Low throughput rates lead to lower current con-
sumptions, with a higher percentage of the time in power-down
mode. Figure 27 shows two AD7466s running with the same
SCLK frequency, but at different throughput rates. The A
throughput rate is higher than the B throughput rate. The
slower the throughput rate, the longer the period of time the
part is in power-down mode, and the average power consump-
tion drops accordingly.
Figure 28 shows the power vs. throughput rate for different
supply voltages and SCLK frequencies. For this plot, all the
elements regarding power consumption that were explained
previously (the influence of the SCLK frequency, the influence
of the throughput rate, and the influence of the supply voltage)
are taken into consideration.
1.4
P
O
WE
R
(mW)
0.2
0.4
0.6
0.8
1.0
1.2
0
50
100
150
200
250
THROUGHPUT (kSPS)
TEMP = 25
°C
VDD = 3.0V, SCLK = 2.4MHz
VDD = 3.0V, SCLK = 3.4MHz
VDD = 1.8V, SCLK = 2.4MHz
VDD = 1.8V, SCLK = 3.4MHz
02643-029
Figure 28. Power vs. Throughput Rate
for Different SCLK and Supply Voltages
The following examples show calculations for the information
in this section.
Power Consumption Example 1
This example shows that, for a fixed throughput rate, as the
SCLK frequency increases, the average power consumption
drops. From Figure 26, for SCLK A = 3.4 MHz, SCLK B =
1.2 MHz, and a throughput rate of 50 kSPS, which gives a cycle
time of 20 μs, the following values can be obtained:
Conversion Time A = 16 × (1/SCLK A) = 4.7 μs
(23.5% of the cycle time)
Power-Down Time A = (1/Throughput) Conversion
Time A = 20 μs 4.7 μs = 15.3 μs (76.5% of the cycle time)
Conversion Time B = 16 × (1/SCLK B) = 13 μs
(65% of the cycle time)
Power-Down Time B = (1/Throughput) Conversion
Time B = 20 μs 13 μs = 7 μs (35% of the cycle time)
The average power consumption includes the power dissipated
when the part is converting and the power dissipated when the
part is in power-down mode. The average power dissipated
during conversion is calculated as the percentage of the cycle
time spent when converting, multiplied by the maximum
current during conversion. The average power dissipated in
power-down mode is calculated as the percentage of cycle time
spent in power-down mode, multiplied by the current figure for
power-down mode. In order to obtain the value for the average
power, these terms must be multiplied by the voltage.
Considering the maximum current for each SCLK frequency
for VDD = 1.8 V,
Power Consumption A = ((4.7/20) × 186 μA + (15.3/20) ×
100 nA) × 1.8 V = (43.71 + 0.076) μA × 1.8 V = 78.8 μW
= 0.07 mW
Power Consumption B = ((13/20) × 108 μA + (7/20) ×
100 nA) × 1.8 V = (70.2 + 0.035) μA × 1.8 V = 126.42 μW
= 0.126 mW
It can be concluded that for a fixed throughput rate, the average
power consumption drops as the SCLK frequency increases.
Power Consumption Example 2
This example shows that, for a fixed SCLK frequency, as the
throughput rate decreases, the average power consumption
drops. From Figure 27, for SCLK = 3.4 MHz, Throughput A =
100 kSPS (which gives a cycle time of 10 μs), and Throughput B
= 50 kSPS (which gives a cycle time of 20 μs), the following
values can be obtained:
Conversion Time A = 16 × (1/SCLK) = 4.7 μs
(47% of the cycle time for a throughput of 100 kSPS)
Power-Down Time A = (1/Throughput A) Conversion
Time A = 10 μs 4.7 μs = 5.3 μs (53% of the cycle time)
Conversion Time B = 16 × (1/SCLK) = 4.7 μs
(23.5% of the cycle time for a throughput of 50 kSPS)
Power-Down Time B = (1/Throughput B) Conversion
Time B = 20 μs 4.7 μs = 15.3 μs (76.5% of the cycle time)
The average power consumption is calculated as explained in
Power Consumption Example 1, considering the maximum
current for a 3.4 MHz SCLK frequency for VDD = 1.8 V.
Power Consumption A = ((4.7/10) × 186 μA + (5.3/10) ×
100 nA) × 1.8 V= (87.42 + 0.053) μA × 1.8 V = 157.4 μW =
0.157 mW
Power Consumption B = ((4.7/20) × 186 μA + (15.3/20) ×
100 nA) × 1.8 V = (43.7 + 0.076) μA × 1.8 V = 78.79 μW =
0.078 mW
It can be concluded that for a fixed SCLK frequency, the average
power consumption drops as the throughput rate decreases.
相關(guān)PDF資料
PDF描述
V150C36M150BF2 CONVERTER MOD DC/DC 36V 150W
V150C36M150BF CONVERTER MOD DC/DC 36V 150W
V150C36M150BL3 CONVERTER MOD DC/DC 36V 150W
V150B36M150BG3 CONVERTER MOD DC/DC 36V 150W
AD977CRS IC ADC 16BIT 100KSPS 28-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7466BRT-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 6-Pin SOT-23 T/R
AD7466BRT-REEL7 制造商:AD 制造商全稱:Analog Devices 功能描述:1.6 V, Micropower 12-/10-/8-Bit ADCs
AD7466BRTZ-R 制造商:AD 制造商全稱:Analog Devices 功能描述:1.6 V, Micropower 12-/10-/8-Bit ADCs
AD7466BRTZ-R2 功能描述:IC ADC 12BIT 1.6V LP SOT23-6 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極
AD7466BRTZ-R2 制造商:Analog Devices 功能描述:IC ADC 12BIT 200KSPS SOT-23-6
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*