- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9788 > AD7466BRT-R2 (Analog Devices Inc)IC ADC 12BIT 1.6V LP SOT23-6 PDF資料下載
參數(shù)資料
| 型號： | AD7466BRT-R2 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/29頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 1.6V LP SOT23-6 |
| 設(shè)計(jì)資源： | Software Calibrated, 50 MHz to 9 GHz, RF Power Measurement System (CN0178) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 900µW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-6 |
| 供應(yīng)商設(shè)備封裝： | SOT-23-6 |
| 包裝： | 剪切帶 (CT) |
| 輸入數(shù)目和類型： | 1 個單端，單極 |
| 配用： | EVAL-AD7466CBZ-ND - BOARD EVALUATION FOR AD7466 |
| 其它名稱： | AD7466BRT-R2CT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
AD7466/AD7467/AD7468
Rev. C | Page 22 of 28
SERIAL INTERFACE
for serial interfacing to the AD7466/AD7467/AD7468. The
serial clock provides the conversion clock and controls the
transfer of information from the ADC during a conversion.
The part begins to power up on the CS falling edge. The falling
edge of CS puts the track-and-hold into track mode and takes
the bus out of three-state. The conversion is also initiated at this
point. On the third SCLK falling edge after the CS falling edge,
the part should be powered up fully at Point B, as shown in
Figure 29, and the track-and-hold returns to hold.
For the AD7466, the SDATA line goes back into three-state and
the part enters power-down on the 16th SCLK falling edge. If
the rising edge of CS occurs before 16 SCLKs elapse, the
conversion terminates, the SDATA line goes back into three-
state, and the part enters power-down; otherwise SDATA
returns to three-state on the 16th SCLK falling edge, as shown
in Figure 29. Sixteen serial clock cycles are required to perform
the conversion process and to access data from the AD7466.
For the AD7467, the 14th SCLK falling edge causes the SDATA
line to go back into three-state, and the part enters power-down.
If the rising edge of CS occurs before 14 SCLKs elapse, the con-
version terminates, the SDATA line goes back into three-state,
and the AD7467 enters power-down; otherwise SDATA returns
to three-state on the 14th SCLK falling edge, as shown in Figure 30.
Fourteen serial clock cycles are required to perform the
conversion process and to access data from the AD7467.
For the AD7468, the 12th SCLK falling edge causes the SDATA
line to go back into three-state, and the part enters power-
down. If the rising edge of CS occurs before 12 SCLKs elapse,
the conversion terminates, the SDATA line goes back into three-
state, and the AD7468 enters power-down; otherwise SDATA
returns to three-state on the 12th SCLK falling edge, as shown
in Figure 31. Twelve serial clock cycles are required to perform
the conversion process and to access data from the AD7468.
CS going low provides the first leading zero to be read in by the
microcontroller or DSP. The remaining data is then clocked out
by subsequent SCLK falling edges, beginning with the second
leading zero; thus, the first clock falling edge on the serial clock
has the first leading zero provided and also clocks out the
second leading zero. For the AD7466, the final bit in the data
transfer is valid on the 16th SCLK falling edge, having been
clocked out on the previous (15th) SCLK falling edge.
In applications with a slow SCLK, it is possible to read in data
on each SCLK rising edge. In such a case, the first falling edge
of SCLK after the CS falling edge clocks out the second leading
zero and can be read in the following rising edge. If the first
SCLK edge after the CS falling edge is a falling edge, the first
leading zero that was clocked out when CS went low is missed,
unless it is not read on the first SCLK falling edge. The 15th
falling edge of SCLK clocks out the last bit, and it can be read in
the following rising SCLK edge.
If the first SCLK edge after the CS falling edge is a rising edge, CS
clocks out the first leading zero, and it can be read on the SCLK
rising edge. The next SCLK falling edge clocks out the second
leading zero, and it can be read on the following rising edge.
SCLK
t2
t3
t4
t7
t5
t8
tCONVERT
tQUIET
DB11
DB10
DB2
DB1
DB0
B
4 LEADING ZEROS
13
14
15
16
t1
THREE-STATE
SDATA
CS
5
4
3
2
1
02643-030
t6
12 BITS OF DATA
0
Figure 29. AD7466 Serial Interface Timing Diagram
tQUIET
t1
SCLK
SDATA
4 LEADING ZEROS
THREE-STATE
10 BITS OF DATA
B
12
3
4
5
13
14
DB9
DB8
DB0
t2
t3
t4
t7
t5
t8
t6
tCONVERT
02643-031
CS
0
Figure 30. AD7467 Serial Interface Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V150C36M150BF2 | CONVERTER MOD DC/DC 36V 150W |
| V150C36M150BF | CONVERTER MOD DC/DC 36V 150W |
| V150C36M150BL3 | CONVERTER MOD DC/DC 36V 150W |
| V150B36M150BG3 | CONVERTER MOD DC/DC 36V 150W |
| AD977CRS | IC ADC 16BIT 100KSPS 28-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7466BRT-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 6-Pin SOT-23 T/R |
| AD7466BRT-REEL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1.6 V, Micropower 12-/10-/8-Bit ADCs |
| AD7466BRTZ-R | 制造商:AD 制造商全稱:Analog Devices 功能描述:1.6 V, Micropower 12-/10-/8-Bit ADCs |
| AD7466BRTZ-R2 | 功能描述:IC ADC 12BIT 1.6V LP SOT23-6 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7466BRTZ-R2 | 制造商:Analog Devices 功能描述:IC ADC 12BIT 200KSPS SOT-23-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。