- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373901 > AD7477AAKSZ-REEL7 (ANALOG DEVICES INC) GT 12C 6#12 6#16 PIN RECP WALL PDF資料下載
參數(shù)資料
| 型號： | AD7477AAKSZ-REEL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | GT 12C 6#12 6#16 PIN RECP WALL |
| 中文描述： | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO6 |
| 封裝： | ROHS COMPLIANT, MO-203AB, SC-70, 6 PIN |
| 文件頁數(shù)： | 6/24頁 |
| 文件大?。?/td> | 580K |
| 代理商： | AD7477AAKSZ-REEL7 |
REV. C
–6–
AD7476A/AD7477A/AD7478A
TIMING SPECIFICATIONS
1
(V
DD
= 2.35 V to 5.25 V; T
A
= T
MIN
to T
MAX
, unless otherwise noted.)
Limit at T
MIN
, T
MAX
AD7476A/AD7477A/AD7478A
Parameter
f
SCLK 2
Unit
kHz min
3
kHz min
3
MHz max
Description
10
20
20
16 t
SCLK
14 t
SCLK
12 t
SCLK
50
A, B Grades
Y Grade
t
CONVERT
AD7476A
AD7477A
AD7478A
Minimum Quiet Time Required between Bus Relinquish
and Start of Next Conversion
Minimum
CS
Pulse Width
CS
to SCLK Setup Time
Delay from
CS
until SDATA Three-State Disabled
Data Access Time after SCLK Falling Edge
SCLK Low Pulse Width
SCLK High Pulse Width
SCLK to Data Valid Hold Time
V
DD
≤
3.3 V
3.3 V < V
DD
≤
3.6 V
V
DD
> 3.6 V
SCLK Falling Edge to SDATA High Impedance
SCLK Falling Edge to SDATA High Impedance
Power-Up Time from Full Power-Down
t
QUIET
ns min
t
1
t
2
t
34
t
44
t
5
t
6
t
75
10
10
22
40
0.4 t
SCLK
0.4 t
SCLK
ns min
ns min
ns max
ns max
ns min
ns min
10
9.5
7
36
See Note 7
1
ns min
ns min
ns min
ns max
ns min
μ
s max
t
86
t
POWER-UP8
NOTES
1
Guaranteed by characterization. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
DD
) and timed from a voltage level of 1.6 V.
2
Mark/space ratio for the SCLK input is 40/60 to 60/40.
3
Minimum f
at which specifications are guaranteed.
4
Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 1.8 V when V
DD
= 2.35 V and 0.8 V or 2.0 V for V
DD
> 2.35 V.
5
Measured with 50 pF load capacitor.
6
t
is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t
8
, quoted in the timing characteristics is the true bus relinquish
time of the part and is independent of the bus loading.
7
t
values also apply to t
minimum values.
8
See Power-Up Time section.
Specifications subject to change without notice.
TO OUTPUT
PIN
C
L
50pF
200 A
I
OH
200 A
I
OL
1.6V
Figure 1. Load Circuit for Digital Output Timing Specifications
相關PDF資料 |
PDF描述 |
|---|---|
| AD7478AAKSZ-REEL7 | GT 12C 6#12 6#16 SKT RECP WALL |
| AD7476AYKSZ-REEL7 | 2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70 |
| AD7476SRTZ-R2 | PTSE 11C 11#16 STR PLUG |
| AD7476ART-500RL7 | 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23 |
| AD7476ART-REEL | 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7477AAKSZ-REEL73 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70 |
| AD7477AARM | 制造商:Rochester Electronics LLC 功能描述:10-BIT LOW POWER ADC IN USOIC PKG I.C - Bulk 制造商:Analog Devices 功能描述:IC 10BIT ADC SMD 7477 MSOP8 |
| AD7477AARM-REEL | 制造商:Analog Devices 功能描述:ADC SGL SAR 1MSPS 10-BIT SERL 8MSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:10-BIT LOW POWER ADC IN USOIC PKG I.C - Tape and Reel |
| AD7477AARM-REEL7 | 制造商:Rochester Electronics LLC 功能描述:10-BIT LOW POWER ADC IN USOIC PKG I.C - Tape and Reel 制造商:Analog Devices 功能描述: |
| AD7477AARMZ | 功能描述:IC ADC 10BIT 1MSPS 8-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。