參數(shù)資料
型號: AD7478ART-500RL7
廠商: Analog Devices Inc
文件頁數(shù): 11/25頁
文件大?。?/td> 0K
描述: IC ADC 8BIT 1MSPS SOT-23-6
標準包裝: 1
位數(shù): 8
采樣率(每秒): 1M
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉換器數(shù)目: 1
功率耗散(最大): 17.5mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: SOT-23-6
供應商設備封裝: SOT-23-6
包裝: 剪切帶 (CT)
輸入數(shù)目和類型: 1 個單端,單極
其它名稱: AD7478ART500RL7CT
AD7476/AD7477/AD7478
Rev. F | Page 18 of 24
SERIAL INTERFACE
Sixteen serial clock cycles are required to perform the
conversion process and to access data from the AD7476/
AD7477/AD7478.
Figure 23, Figure 24, and Figure 25 show the detailed timing
diagrams for serial interfacing to the AD7476, AD7477, and
AD7478, respectively. The serial clock provides the conversion
clock and controls the transfer of information from the part
during conversion.
CS going low provides the first leading zero to be read by the
microcontroller or DSP. The remaining data is then clocked out
by subsequent SCLK falling edges, beginning with the second
leading zero. Thus, the first falling clock edge on the serial clock
has the first leading zero provided and also clocks out the
second leading zero. The final bit in the data transfer is valid on
the 16th falling edge, having clocked out on the previous (15th)
falling edge. In applications with a slower SCLK, it is possible to
read data on each SCLK rising edge, although the first leading
zero has to be read on the first SCLK falling edge after the CS
falling edge. Therefore, the first rising edge of SCLK after the
CS falling edge provides the second leading zero. The 15th
rising SCLK edge has DB0 provided or the final zero for the
AD7477 and AD7478. This may not work with most
microcontrollers/DSPs, but could possibly be used with FPGAs
and ASICs.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track-and-hold into hold mode,
takes the bus out of three-state, and samples the analog input at
this point. The conversion initiates and requires 16 SCLK cycles
to complete. Once 13 SCLK falling edges have elapsed, the
track-and-hold goes back into track on the next SCLK rising
edge as shown at Point B in
, and
.
On the sixteenth SCLK falling edge, the SDATA line will go
back into three-state. If the rising edge of
CS occurs before
16 SCLKs have elapsed, the conversion terminates and the
SDATA line goes back into three-state; otherwise, SDATA
returns to three-state on the 16th SCLK falling edge as shown in
,
, and
SCLK
SDATA
CS
12345
13
14
15
16
B
THREE-STATE
THREE-
STATE
Z
ZERO
DB11
DB10
DB2
DB1
DB0
t1
t2
t3
t4
t7
t5
t6
t8
tQUIET
tCONVERT
4 LEADING ZEROS
0
1024-
023
Figure 23. AD7476 Serial Interface Timing Diagram
SCLK
SDATA
CS
1234
5
13
14
15
16
B
THREE-STATE
THREE-
STATE
Z
ZERO
DB9
DB8
DB0
ZERO
t1
t2
t3
t4
t7
t5
t6
t8
tQUIET
tCONVERT
4 LEADING ZEROS
2 TRAILING ZEROS
0
10
24-
024
Figure 24. AD7477 Serial Interface Timing Diagram
SCLK
SDATA
CS
1234
12
13
14
15
16
B
THREE-STATE
THREE-
STATE
Z
ZERO
DB7
ZERO
t1
t2
t3
t4
t7
t5
t6
t8
tQUIET
tCONVERT
4 LEADING ZEROS
4 TRAILING ZEROS
8 BITS OF DATA
0
10
24-
02
5
Figure 25. AD7478 Serial Interface Timing Diagram
相關PDF資料
PDF描述
V150C48M150B CONVERTER MOD DC/DC 48V 150W
AD9226AST IC ADC 12BIT 65MSPS 48-LQFP
MAX203CPP IC TXRX RS232 5V W/CAPS 20-DIP
VE-2NV-IU-F3 CONVERTER MOD DC/DC 5.8V 200W
AD9226ARSRL IC ADC 12BIT 65MSPS 28-SSOP
相關代理商/技術參數(shù)
參數(shù)描述
AD7478ART-REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23
AD7478ART-REEL7 制造商:Analog Devices 功能描述:
AD7478ARTZ-500RL7 功能描述:IC ADC 8BIT 1MSPS LP SOT23-6 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:2,500 系列:- 位數(shù):16 采樣率(每秒):15 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉換器數(shù)目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端,雙極;8 個差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD7478ARTZ-500RL7 制造商:Analog Devices 功能描述:IC ADC 8BIT 1MSPS SOT-23-6
AD7478ARTZ-500RL73 制造商:AD 制造商全稱:Analog Devices 功能描述:1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23